loadpatents
name:-0.0088410377502441
name:-0.0070149898529053
name:-0.0039589405059814
Chiang; Edward Patent Filings

Chiang; Edward

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chiang; Edward.The latest application filed is for "symmetric discovery over audio".

Company Profile
4.6.8
  • Chiang; Edward - Tanjong Pagar SG
  • Chiang; Edward - Tanjong SG
  • Chiang; Edward - Hsin Chu TW
  • Chiang; Edward - Hsin Chu City TW
  • Chiang; Edward - Hsinchu City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Mobile service requests to any sound emitting device
Grant 11,431,426 - Chiang , et al. August 30, 2
2022-08-30
Symmetric Discovery Over Audio
App 20210342813 - Chiang; Edward ;   et al.
2021-11-04
Symmetric discovery over audio
Grant 11,062,296 - Chiang , et al. July 13, 2
2021-07-13
Mobile Service Requests to Any Sound Emitting Device
App 20210058175 - Chiang; Edward ;   et al.
2021-02-25
Symmetric Discovery Over Audio
App 20200394643 - Chiang; Edward ;   et al.
2020-12-17
Mobile service requests to any sound emitting device
Grant 10,833,786 - Chiang , et al. November 10, 2
2020-11-10
Symmetric discovery over audio
Grant 10,762,494 - Chiang , et al. Sep
2020-09-01
Mobile Service Requests To Any Sound Emitting Device
App 20180294905 - Chiang; Edward ;   et al.
2018-10-11
Symmetric Discovery Over Audio
App 20180293571 - Chiang; Edward ;   et al.
2018-10-11
Integrated circuit transistor insulating region fabrication method
Grant 7,384,836 - Wu , et al. June 10, 2
2008-06-10
Integrated circuit transistor insulating region fabrication method
App 20060286735 - Wu; You-Kuo ;   et al.
2006-12-21
Isolation-region configuration for integrated-circuit transistor
Grant 7,122,876 - Wu , et al. October 17, 2
2006-10-17
Method for forming an improved isolation junction in high voltage LDMOS structures
App 20060220179 - Wu; You-Kuo ;   et al.
2006-10-05
Method of making and structure for LDMOS transistor
App 20060033155 - Wu; You-Kuo ;   et al.
2006-02-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed