Chew; Marko P

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chew; Marko P.The latest application filed is for "partition response surface modeling".

Company Profile

0.7.7

Chew; Marko P - Palo Alto CA
Chew; Marko P. - Palo Alto CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Partition response surface modeling Grant 8,572,525 - Chew , et al. October 29, 2	2013-10-29
Model based microdevice design layout correction Grant 8,099,685 - Chew , et al. January 17, 2	2012-01-17
Partition Response Surface Modeling App 20110047520 - Chew; Marko P ; et al.	2011-02-24
System and method of maximizing integrated circuit manufacturing yield with fabrication process simulation driven layout optimization Grant 7,886,262 - Chew , et al. February 8, 2	2011-02-08
System and method of modification of integrated circuit mask layout Grant 7,761,819 - Yang , et al. July 20, 2	2010-07-20
System and method to generate an IC layout using simplified manufacturing rule Grant 7,761,824 - Chew , et al. July 20, 2	2010-07-20
System and method of maximizing integrated circuit manufacturing yield with context-dependent yield cells Grant 7,739,627 - Chew , et al. June 15, 2	2010-06-15
Model Based Hint Generation For Lithographic Friendly Design App 20100023916 - Chew; Marko P. ; et al.	2010-01-28
Model Based Microdevice Design Layout Correction App 20090113359 - Chew; Marko P. ; et al.	2009-04-30
System and method to generate an IC layout using simplified manufacturing rule App 20080244480 - Chew; Marko P. ; et al.	2008-10-02
System and method of maximizing integrated circuit manufacturing yield with fabrication process simulation driven layout optimization App 20080046846 - Chew; Marko P. ; et al.	2008-02-21
System and method of maximizing integrated circuit manufacturing yield with context-dependent yield cells App 20080022235 - Chew; Marko P. ; et al.	2008-01-24
System and method of modification of integrated circuit mask layout App 20080010619 - Yang; Yue ; et al.	2008-01-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.