loadpatents
name:-0.0034830570220947
name:-0.0086870193481445
name:-0.00054383277893066
Chesal; Ian Patent Filings

Chesal; Ian

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chesal; Ian.The latest application filed is for "method and system for automatically detecting and resolving infrastructure faults in cloud infrastructure".

Company Profile
0.9.3
  • Chesal; Ian - Santa Clara CA
  • Chesal; Ian - Ontario NC CA
  • Chesal; Ian - Toronto CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and system for automatically detecting and resolving infrastructure faults in cloud infrastructure
Grant 10,025,678 - Alderman , et al. July 17, 2
2018-07-17
Method And System For Automatically Detecting And Resolving Infrastructure Faults In Cloud Infrastructure
App 20150363281 - Alderman; Ian ;   et al.
2015-12-17
Method and system for automatically detecting and resolving infrastructure faults in cloud infrastructure
Grant 9,146,840 - Alderman , et al. September 29, 2
2015-09-29
Method And System For Automatically Detecting And Resolving Infrastructure Faults In Cloud Infrastructure
App 20140006844 - Alderman; Ian ;   et al.
2014-01-02
Directed design space exploration
Grant 8,037,435 - Chesal , et al. October 11, 2
2011-10-11
Techniques for automated sweeping of parameters in computer-aided design to achieve optimum performance and resource usage
Grant 7,594,208 - Borer , et al. September 22, 2
2009-09-22
Method and apparatus for performing layout-driven optimizations on field programmable gate arrays
Grant 7,594,204 - Singh , et al. September 22, 2
2009-09-22
Techniques for editing circuit design files to be compatible with a new programmable IC
Grant 7,389,489 - Chesal , et al. June 17, 2
2008-06-17
Directed design space exploration
Grant 7,370,295 - Chesal , et al. May 6, 2
2008-05-06
Method and apparatus for performing retiming on field programmable gate arrays
Grant 7,360,190 - Singh , et al. April 15, 2
2008-04-15
Techniques for automated sweeping of parameters in computer-aided design to achieve optimum performance and resource usage
Grant 7,181,703 - Borer , et al. February 20, 2
2007-02-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed