loadpatents
name:-0.014295816421509
name:-0.0044279098510742
name:-0.00039482116699219
Cherubal; Sasikumar Patent Filings

Cherubal; Sasikumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cherubal; Sasikumar.The latest application filed is for "method for using an alternate performance test to reduce test time and improve manufacturing yield".

Company Profile
0.4.7
  • Cherubal; Sasikumar - Richardson TX
  • Cherubal; Sasikumar - Atlanta GA
  • Cherubal; Sasikumar - Tucson AZ
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method for using an alternate performance test to reduce test time and improve manufacturing yield
App 20060106555 - Voorakaranam; Ram ;   et al.
2006-05-18
Method and apparatus for low cost signature testing for analog and RF circuits
Grant 7,006,939 - Voorakaranam , et al. February 28, 2
2006-02-28
Method and apparatus for testing a system-on-a-chip
Grant 6,964,004 - Chatterjee , et al. November 8, 2
2005-11-08
Method for using an alternate performance test to reduce test time and improve manufacturing yield
App 20040148549 - Voorakaranam, Ram ;   et al.
2004-07-29
Method for diagnosing process parameter variations from measurements in analog circuits
Grant 6,625,785 - Chatterjee , et al. September 23, 2
2003-09-23
Method and apparatus for testing a system-on-a-chip
App 20030158688 - Chatterjee, Abhijit ;   et al.
2003-08-21
Method and system for making optimal estimates of linearity metrics of analog-to-digital converters
Grant 6,476,741 - Cherubal , et al. November 5, 2
2002-11-05
Method and apparatus for high-resolution jitter measurement
App 20020136337 - Chatterjee, Abhijit ;   et al.
2002-09-26
Method and apparatus for low cost signature testing for analog and RF circuits
App 20020133772 - Voorakaranam, Ram ;   et al.
2002-09-19
Method for diagnosing process parameter variations from measurements in analog circuits
App 20020072872 - Chatterjee, Abhijit ;   et al.
2002-06-13
Method and system for making optimal estimates of linearity metrics of analog-to-digital converters
App 20020030615 - Cherubal, Sasikumar ;   et al.
2002-03-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed