Cheong; Seong-hwee

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cheong; Seong-hwee.The latest application filed is for "apparatus and method for fabricating semiconductor devices and substrates".

Company Profile

0.13.15

Cheong; Seong-hwee - Seoul N/A KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of fabricating semiconductor device having buried wiring Grant 8,466,052 - Baek , et al. June 18, 2	2013-06-18
Methods of forming a gate structure Grant 8,404,576 - Cha , et al. March 26, 2	2013-03-26
Apparatus And Method For Fabricating Semiconductor Devices And Substrates App 20120216954 - PARK; Jin-ho ; et al.	2012-08-30
Method of fabricating semiconductor device Grant 8,043,922 - Lee , et al. October 25, 2	2011-10-25
Gate structure, and semiconductor device having a gate structure Grant 7,989,892 - Cha , et al. August 2, 2	2011-08-02
Methods Of Forming A Gate Structure App 20110171818 - Cha; Tae-Ho ; et al.	2011-07-14
Gate structures in semiconductor devices Grant 7,928,498 - Cha , et al. April 19, 2	2011-04-19
Methods of fabricating semiconductor devices including contact plugs having laterally extending portions Grant 7,816,257 - Cheong , et al. October 19, 2	2010-10-19
Semiconductor devices and methods of fabricating the same Grant 7,781,849 - Baek , et al. August 24, 2	2010-08-24
Method Of Fabricating Semiconductor Device Having Buried Wiring App 20100210105 - Baek; Jong-min ; et al.	2010-08-19
Method Of Fabricating Semiconductor Device App 20100197103 - Lee; Jun-bum ; et al.	2010-08-05
Semiconductor memory device and method of fabricating the same Grant 7,759,248 - Cheong , et al. July 20, 2	2010-07-20
Methods of fabricating semiconductor devices having a double metal salicide layer Grant 7,666,786 - Yun , et al. February 23, 2	2010-02-23
Gate Structure, And Semiconductor Device Having A Gate Structure App 20090315091 - Cha; Tae-Ho ; et al.	2009-12-24
Gate Structures In Semiconductor Devices App 20090267132 - Cha; Tae-Ho ; et al.	2009-10-29
Semiconductor devices and methods of fabricating the same App 20090189229 - Baek; Jong-min ; et al.	2009-07-30
Method of fabricating nonvolatile memory device Grant 7,507,627 - Cheong , et al. March 24, 2	2009-03-24
Apparatus and method for fabricating semiconductor devices and substrates App 20080214012 - Park; Jin-ho ; et al.	2008-09-04
Methods of Forming Electrical Interconnects Using Non-Uniformly Nitrified Metal Layers and Interconnects Formed Thereby App 20080136040 - Park; Jin-Ho ; et al.	2008-06-12
Method Of Fabricating Nonvolatile Memory Device App 20080003711 - CHEONG; Seong-Hwee ; et al.	2008-01-03
Methods Of Fabricating Semiconductor Devices Having A Double Metal Salicide Layer App 20070224765 - Yun; Jong-ho ; et al.	2007-09-27
Methods of forming a double metal salicide layer and methods of fabricating semiconductor devices incorporating the same Grant 7,238,612 - Yun , et al. July 3, 2	2007-07-03
Semiconductor memory device and method of fabricating the same App 20070134914 - Cheong; Seong-Hwee ; et al.	2007-06-14
Apparatus and method for depositing tungsten nitride App 20060280867 - Park; Jin-Ho ; et al.	2006-12-14
Methods of fabricating semiconductor devices including contact plugs having laterally extending portions and related devices App 20060246710 - Cheong; Seong-Hwee ; et al.	2006-11-02
Methods of forming a double metal salicide layer and methods of fabricating semiconductor devices incorporating the same App 20050196945 - Yun, Jong-ho ; et al.	2005-09-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.