Cheon; Young Hoe

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cheon; Young Hoe.The latest application filed is for "computing device executing program performing method of analyzing power noise in semiconductor device, semiconductor device design method, and program storage medium storing program".

Company Profile

2.7.7

Cheon; Young Hoe - Suwon-si KR
Cheon; Young-Hoe - Gyeonggi-do KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Computing device executing program performing method of analyzing power noise in semiconductor device, semiconductor device design method, and program storage medium storing program Grant 10,444,276 - Cheon , et al. Oc	2019-10-15
Circuit modeling system and circuit modeling method based on net list simplification technique Grant 10,198,541 - Ahn , et al. Fe	2019-02-05
Computing Device Executing Program Performing Method Of Analyzing Power Noise In Semiconductor Device, Semiconductor Device Design Method, And Program Storage Medium Storing Program App 20180224497 - CHEON; YOUNG HOE ; et al.	2018-08-09
Computing device executing program performing method of analyzing power noise in semiconductor device, semiconductor device design method, and program storage medium storing program Grant 9,958,495 - Cheon , et al. May 1, 2	2018-05-01
System and method for designing semiconductor package using computing system, apparatus for fabricating semiconductor package including the system, and semiconductor package designed by the method Grant 9,465,900 - Jeong , et al. October 11, 2	2016-10-11
Computing Device Executing Program Performing Method Of Analyzing Power Noise In Semiconductor Device, Semiconductor Device Design Method, And Program Storage Medium Storing Program App 20160161546 - CHEON; YOUNG HOE ; et al.	2016-06-09
Circuit Modeling System, Circuit Modeling Method And Computer-readable Recording Medium With Program Including The Same App 20150186576 - AHN; Soo-Yung ; et al.	2015-07-02
Method and system for designing 3D semiconductor package Grant 8,856,714 - Hwang , et al. October 7, 2	2014-10-07
Method And System For Designing 3d Semiconductor Package App 20140208284 - Hwang; Bo-Sun ; et al.	2014-07-24
System And Method For Designing Semiconductor Package Using Computing System, Apparatus For Fabricating Semiconductor Package Including The System, And Semiconductor Package Designed By The Method App 20140131867 - JEONG; Jae-Hoon ; et al.	2014-05-15
Power distribution network simulation method using variable reduction method Grant 7,509,596 - Koo , et al. March 24, 2	2009-03-24
Power distribution network simulation method using variable reduction method App 20050203722 - Koo, Jong-Eun ; et al.	2005-09-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.