loadpatents
name:-0.020161867141724
name:-0.020993947982788
name:-0.00049304962158203
Cheng; Zhihong Patent Filings

Cheng; Zhihong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cheng; Zhihong.The latest application filed is for "low power cmos buffer circuit".

Company Profile
0.23.25
  • Cheng; Zhihong - Suzhou CN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Low Power Cmos Buffer Circuit
App 20180138903 - Cheng; Zhihong
2018-05-17
Protecting embedded nonvolatile memory from interference
Grant 9,946,597 - Cheng , et al. April 17, 2
2018-04-17
Wireless charger using frequency aliasing FSK demodulation
Grant 9,893,771 - Sui , et al. February 13, 2
2018-02-13
Multi-bit flip-flop with shared clock switch
Grant 9,755,623 - Cheng , et al. September 5, 2
2017-09-05
Demodulating frequency shift keying modulated input signal
Grant 9,660,849 - Sui , et al. May 23, 2
2017-05-23
Protecting Embedded Nonvolatile Memory From Interference
App 20170139772 - Cheng; Zhihong ;   et al.
2017-05-18
Integrated Circuit Using Standard Cells From Two Or More Libraries
App 20170116365 - CHENG; ZHIHONG ;   et al.
2017-04-27
Wireless Charger Using Frequency Aliasing Fsk Demodulation
App 20170070265 - SUI; ZHILING ;   et al.
2017-03-09
Multi-bit Flip-flop With Shared Clock Switch
App 20170063350 - CHENG; ZHIHONG ;   et al.
2017-03-02
Glitch-free clock switching circuit using Muller C-elements
Grant 9,490,789 - Tian , et al. November 8, 2
2016-11-08
Demodulating Frequency Shift Keying Modulated Input Signal
App 20160285658 - Sui; Zhiling ;   et al.
2016-09-29
Analog-to-digital converter with controlled error calibration
Grant 9,191,021 - Sui , et al. November 17, 2
2015-11-17
Low power inverter circuit
Grant 9,166,585 - Roy , et al. October 20, 2
2015-10-20
Flip-flop circuit with resistive poly routing
Grant 9,148,149 - Cheng , et al. September 29, 2
2015-09-29
Low Power Inverter Circuit
App 20150102839 - Roy; Amit ;   et al.
2015-04-16
State Retention Power Gated Cell
App 20150091626 - Tan; Miaolin ;   et al.
2015-04-02
State Retention Power Gated Cell For Integrated Circuit
App 20150084680 - Cheng; Zhihong ;   et al.
2015-03-26
State retention power gated cell
Grant 8,987,786 - Tan , et al. March 24, 2
2015-03-24
Master-slave flip-flop with low power consumption
Grant 8,941,429 - Cheng January 27, 2
2015-01-27
Electronic device with power mode control buffers
Grant 8,884,669 - Geng , et al. November 11, 2
2014-11-11
Flip-flop Circuit With Resistive Poly Routing
App 20140285236 - Cheng; Zhihong ;   et al.
2014-09-25
Master-slave Flip-flop With Low Power Consumption
App 20140240017 - Cheng; Zhihong
2014-08-28
Electronic Device With Power Mode Control Buffers
App 20140210523 - Geng; Xiaoxiang ;   et al.
2014-07-31
System For Optimizing Number Of Dies Produced On A Wafer
App 20140096103 - Wang; Peidong ;   et al.
2014-04-03
System for optimizing number of dies produced on a wafer
Grant 8,671,381 - Wang , et al. March 11, 2
2014-03-11
Processor with programmable virtual ports
Grant 8,650,327 - Nie , et al. February 11, 2
2014-02-11
Stepper motor controller and method for controlling same
Grant 8,569,992 - Cheng , et al. October 29, 2
2013-10-29
Master Slave Flip-flop With Low Power Consumption
App 20130147534 - Cheng; Zhihong ;   et al.
2013-06-13
Processor With Programmable Virtual Ports
App 20130111099 - NIE; Shixiang ;   et al.
2013-05-02
Stepper Motor Controller And Method For Controlling Same
App 20110291604 - CHENG; Zhihong ;   et al.
2011-12-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed