Cheng; Fu-Chiung

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cheng; Fu-Chiung.The latest application filed is for "gateway, internet of things device control system and method thereof".

Company Profile

3.9.14

Cheng; Fu-Chiung - Taipei TW
CHENG; Fu-Chiung - Taipei City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fail recovery method and internet of things system and charging system using the same Grant 10,805,147 - Cheng , et al. October 13, 2	2020-10-13
Gateway, internet of things device control system and method thereof Grant 10,642,666 - Cheng , et al.	2020-05-05
Gateway, Internet Of Things Device Control System And Method Thereof App 20190065288 - Cheng; Fu-Chiung ; et al.	2019-02-28
Method for automatically establishing wireless connection, gateway device and client device for internet of things using the same Grant 10,122,685 - Cheng , et al. November 6, 2	2018-11-06
Identity verification method, internet of thins gateway device, and verification gateway device using the same Grant 10,069,793 - Cheng , et al. September 4, 2	2018-09-04
Touch panel circuit and operation method thereof Grant 9,665,202 - Cheng , et al. May 30, 2	2017-05-30
Fail Recovery Method And Internet Of Things System And Charging System Using The Same App 20170063605 - Cheng; Fu-Chiung ; et al.	2017-03-02
Method For Automatically Establishing Wireless Connection, Gateway Device And Client Device For Internet Of Things Using The Same App 20170063807 - Cheng; Fu-Chiung ; et al.	2017-03-02
Identity Verification Method, Internet Of Thins Gateway Device, And Verification Gateway Device Using The Same App 20170063823 - Cheng; Fu-Chiung ; et al.	2017-03-02
Touch Panel Circuit And Operation Method Thereof App 20150193063 - CHENG; Fu-Chiung ; et al.	2015-07-09
Reusable hardware IP protocol method for a system-on-chip device Grant 7,454,604 - Cheng November 18, 2	2008-11-18
Hardware component graph to hardware description language translation method Grant 7,430,727 - Cheng , et al. September 30, 2	2008-09-30
Method of automatic synthesis of sequential quantum Boolean circuits Grant 7,398,507 - Chang , et al. July 8, 2	2008-07-08
Programmable logic block for designing an asynchronous circuit Grant 7,307,450 - Liang , et al. December 11, 2	2007-12-11
Method of automatic synthesis of sequential quantum Boolean circuits App 20070266347 - Chang; Li-Kai ; et al.	2007-11-15
Process of automatically translating a high level programming language into an extended activity diagram App 20070169054 - Cheng; Fu-Chiung ; et al.	2007-07-19
Process of automatically translating an extended activity diagram into a hardware component graph App 20070157187 - Cheng; Fu-Chiung ; et al.	2007-07-05
Method for testing a hardware circuit block written in a hardware description language App 20070157134 - Cheng; Fu-Chiung ; et al.	2007-07-05
Hardware component graph to hardware description language translation method App 20070157147 - Cheng; Fu-Chiung ; et al.	2007-07-05
Process of automatically translating a high level programming language into a hardware description language App 20070157132 - Cheng; Fu-Chiung ; et al.	2007-07-05
High-level programming language to hardware component graph translation method App 20070157186 - Cheng; Fu-Chiung ; et al.	2007-07-05
Programmable logic block for designing an asynchronous circuit App 20060001445 - Liang; Fang-Jia ; et al.	2006-01-05
Reusable hardware IP protocol method for a system-on-chip device App 20050086458 - Cheng, Fu-Chiung	2005-04-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.