loadpatents
Patent applications and USPTO patent grants for Chen; Ying-Tso.The latest application filed is for "semiconductor element and manufacturing method and operating method of the same".
Patent | Date |
---|---|
Semiconductor element having conductive damascene structures extending perpendicular to doping strips, and manufacturing method of the same Grant 9,312,139 - Wang , et al. April 12, 2 | 2016-04-12 |
Method of manufacturing metal silicide and semiconductor structure using the same Grant 8,969,202 - Shih , et al. March 3, 2 | 2015-03-03 |
Semiconductor Element And Manufacturing Method And Operating Method Of The Same App 20140264545 - Wang; Ching-Hung ;   et al. | 2014-09-18 |
Bit line structure, semiconductor device and method of forming the same Grant 8,809,933 - Lee , et al. August 19, 2 | 2014-08-19 |
Method Of Manufacturing Metal Silicide And Semiconductor Structure Using The Same App 20140154881 - Shih; Yen-Hao ;   et al. | 2014-06-05 |
Method of manufacturing metal silicide and semiconductor structure using the same Grant 8,674,410 - Shih , et al. March 18, 2 | 2014-03-18 |
Method Of Manufacturing Metal Silicide And Semiconductor Structure Using The Same App 20130234210 - Shih; Yen-Hao ;   et al. | 2013-09-12 |
Casting for an LED module Grant 8,084,779 - Chen , et al. December 27, 2 | 2011-12-27 |
Bit Line Structure, Semiconductor Device And Method Of Forming The Same App 20110198698 - LEE; GUAN-DE ;   et al. | 2011-08-18 |
Non-volatile memory Grant 7,804,122 - Chen , et al. September 28, 2 | 2010-09-28 |
Casting For An Led Module App 20100133576 - Chen; Ying-Tso ;   et al. | 2010-06-03 |
Casting for an LED module Grant 7,714,347 - Chen , et al. May 11, 2 | 2010-05-11 |
Memory and manufacturing method thereof Grant 7,608,504 - Liu , et al. October 27, 2 | 2009-10-27 |
Non-volatile Memory App 20090212353 - Chen; Chin-Hsien ;   et al. | 2009-08-27 |
Non-volatile memory and method of fabricating the same Grant 7,572,691 - Chen , et al. August 11, 2 | 2009-08-11 |
Memory And Manufacturing Method Thereof App 20080054322 - Liu; Chien-Hung ;   et al. | 2008-03-06 |
Method Of Fabricating Conductive Lines And Structure Of The Same App 20080048346 - CHANG; JUI-PIN ;   et al. | 2008-02-28 |
Casting for an LED module App 20070284605 - Chen; Ying-Tso ;   et al. | 2007-12-13 |
Method of fabricating conductive lines Grant 7,307,018 - Chang , et al. December 11, 2 | 2007-12-11 |
Non-volatile memory and method of fabricating the same App 20070269943 - Chen; Chin-Hsien ;   et al. | 2007-11-22 |
Method of fabricating conductive lines and structure of the same App 20060286731 - Chang; Jui-Pin ;   et al. | 2006-12-21 |
System on chip App 20030230776 - Liu, Chien-Hung ;   et al. | 2003-12-18 |
Method of forming a system on chip App 20030232284 - Liu, Chien-Hung ;   et al. | 2003-12-18 |
Method for forming integrated circuit having MONOS device and mixed-signal circuit Grant 6,548,406 - Lai , et al. April 15, 2 | 2003-04-15 |
Method For Forming Integrated Circuit Having Monos Device And Mixed-signal Circuit App 20030036275 - Lai, Erh-Kun ;   et al. | 2003-02-20 |
Method of locally forming metal silicide layers App 20030027421 - Chen, Ying-Tso ;   et al. | 2003-02-06 |
Method of locally forming metal silicide layers App 20030027422 - Lai, Erh-Kun ;   et al. | 2003-02-06 |
Method for forming the partial salicide Grant 6,468,867 - Lai , et al. October 22, 2 | 2002-10-22 |
Method of forming a system on chip (SOC) with nitride read only memory (NROM) Grant 6,432,778 - Lai , et al. August 13, 2 | 2002-08-13 |
Method of forming a MIM capacitor Grant 6,413,815 - Lai , et al. July 2, 2 | 2002-07-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.