loadpatents
name:-0.098932027816772
name:-0.088644981384277
name:-0.039409875869751
Chen; Wen-Hao Patent Filings

Chen; Wen-Hao

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chen; Wen-Hao.The latest application filed is for "integrated circuit and method of forming same and a system".

Company Profile
39.89.98
  • Chen; Wen-Hao - Hsin-Chu TW
  • CHEN; Wen-Hao - Hsinchu TW
  • Chen; Wen-Hao - Taoyuan TW
  • Chen; Wen-Hao - Hsin-Chu City TW
  • Chen; Wen Hao - Shanghai CN
  • CHEN; Wen-Hao - Hsinchu City TW
  • CHEN; Wen-Hao - Taoyuan City TW
  • Chen; Wen-Hao - New Taipei TW
  • CHEN; WEN-HAO - NEW TAIPEI CITY TW
  • Chen; Wen-Hao - Taichung TW
  • Chen; Wen-Hao - Chiao-Tou TW
  • Chen, Wen Hao - Kaohsiung TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of designing semiconductor device
Grant 11,449,656 - Wang , et al. September 20, 2
2022-09-20
Method of cutting conductive patterns
Grant 11,429,028 - Hsu , et al. August 30, 2
2022-08-30
Integrated Circuit And Method Of Forming Same And A System
App 20220198122 - CHEN; Sheng-Hsiung ;   et al.
2022-06-23
Multi-Row Standard Cell Design Method in Hybrid Row Height System
App 20220147687 - Ou; Hung-Chih ;   et al.
2022-05-12
Integrated circuit and method of forming same and a system
Grant 11,275,886 - Chen , et al. March 15, 2
2022-03-15
Composition for substrate surface modification and method using the same
Grant 11,261,204 - Huang , et al. March 1, 2
2022-03-01
Multi-row standard cell design method in hybrid row height system
Grant 11,263,378 - Ou , et al. March 1, 2
2022-03-01
Composition for substrate surface modification and method using the same
Grant 11,261,203 - Huang , et al. March 1, 2
2022-03-01
Cell row arrangement in regions of integrated circuit layout
Grant 11,256,844 - Ku , et al. February 22, 2
2022-02-22
Via Rail Solution For High Power Electromigration
App 20210366844 - Sio; Kam-Tou ;   et al.
2021-11-25
Method To Generate Localizer Radiograph By Rotating Projections With Fan Beam
App 20210275122 - Wen; Xiang ;   et al.
2021-09-09
Integrated Circuit And Method Of Forming Same And A System
App 20210256193 - CHEN; Sheng-Hsiung ;   et al.
2021-08-19
Systems and Methods for Improving Design Performance Through Placement of Functional and Spare Cells by Leveraging LDE Effect
App 20210248300 - Ku; Chun-Yao ;   et al.
2021-08-12
Method and system for improving propagation delay of conductive line
Grant 11,087,061 - Ou , et al. August 10, 2
2021-08-10
Via rail solution for high power electromigration
Grant 11,088,092 - Sio , et al. August 10, 2
2021-08-10
Integrated Circuit And Method Of Forming The Same
App 20210240902 - KU; Chun-Yao ;   et al.
2021-08-05
Cell Row Arrangement In Regions Of Integrated Circuit Layout
App 20210240901 - KU; Chun-Yao ;   et al.
2021-08-05
Multi-Row Standard Cell Design Method in Hybrid Row Height System
App 20210224455 - Ou; Hung-Chih ;   et al.
2021-07-22
Via rail solution for high power electromigration
Grant 11,063,005 - Sio , et al. July 13, 2
2021-07-13
Method And System For Improving Propagation Delay Of Conductive Line
App 20210209281 - OU; HUNG-CHIH ;   et al.
2021-07-08
Integrated device and method of forming the same
Grant 11,030,383 - Ku , et al. June 8, 2
2021-06-08
Integrated circuit and method of forming same and a system
Grant 10,990,745 - Chen , et al. April 27, 2
2021-04-27
Method And System For Latch-up Prevention
App 20210117605 - Lai; Po-Chia ;   et al.
2021-04-22
Composition for substrate surface modification and method using the same
Grant 10,975,105 - Huang , et al. April 13, 2
2021-04-13
Method of decomposing a layout for multiple-patterning lithography
Grant 10,977,420 - Hsu , et al. April 13, 2
2021-04-13
Systems and methods for improving design performance through placement of functional and spare cells by leveraging LDE effect
Grant 10,956,650 - Ku , et al. March 23, 2
2021-03-23
Semiconductor apparatus including uncrowned and crowned cells and method of making
Grant 10,943,046 - Ray , et al. March 9, 2
2021-03-09
Method Of Regulating Integrated Circuit Timing And Power Consumption
App 20210056250 - Ou; Hung-Chih ;   et al.
2021-02-25
Method Of Designing Semiconductor Device
App 20210004517 - WANG; Shao-Huan ;   et al.
2021-01-07
Composition For Substrate Surface Modification And Method Using The Same
App 20200399292 - HUANG; Chen-Han ;   et al.
2020-12-24
Composition For Substrate Surface Modification And Method Using The Same
App 20200399293 - Huang; Chen-Han ;   et al.
2020-12-24
Method and system for latch-up prevention
Grant 10,872,190 - Lai , et al. December 22, 2
2020-12-22
Power strap structure for high performance and low current density
Grant 10,861,790 - Chen , et al. December 8, 2
2020-12-08
Method of regulating integrated circuit timing and power consumption
Grant 10,831,978 - Ou , et al. November 10, 2
2020-11-10
Method of designing semiconductor device and system for implementing the method
Grant 10,817,643 - Wang , et al. October 27, 2
2020-10-27
Integrated Device And Method Of Forming The Same
App 20200285798 - KU; CHUN-YAO ;   et al.
2020-09-10
Compound Containing Thioester Group For Modifying Substrate Surface And Method Using The Same
App 20200271646 - HUANG; Chen-Han ;   et al.
2020-08-27
Integrated device and method of forming the same
Grant 10,678,991 - Ku , et al.
2020-06-09
Rule checking for multiple patterning technology
Grant 10,643,017 - Hsu , et al.
2020-05-05
Method of Decomposing a Layout for Multiple-Patterning Lithography
App 20200125787 - Hsu; Meng-Kai ;   et al.
2020-04-23
Integrated Circuit And Method Of Forming Same And A System
App 20200097634 - CHEN; Sheng-Hsiung ;   et al.
2020-03-26
Via Rail Solution For High Power Electromigration
App 20200083182 - Sio; Kam-Tou ;   et al.
2020-03-12
Method Of Cutting Conductive Patterns
App 20200081348 - Hsu; Chin-Hsiung ;   et al.
2020-03-12
Composition For Substrate Surface Modification And Method Using The Same
App 20200048283 - HUANG; Chen-Han ;   et al.
2020-02-13
Semiconductor Apparatus Including Uncrowned And Crowned Cells And Method Of Making
App 20200050733 - RAY; Prasenjit ;   et al.
2020-02-13
Tap Cells
App 20200019666 - Lai; Po-Chia ;   et al.
2020-01-16
Method Of Regulating Integrated Circuit Timing And Power Consumption
App 20200004919 - OU; Hung-Chih ;   et al.
2020-01-02
Integrated Device And Method Of Forming The Same
App 20200004917 - KU; CHUN-YAO ;   et al.
2020-01-02
Method of decomposing a layout for multiple-patterning lithography
Grant 10,515,186 - Hsu , et al. Dec
2019-12-24
Method of cutting conductive patterns
Grant 10,509,322 - Hsu , et al. Dec
2019-12-17
Via rail solution for high power electromigration
Grant 10,510,688 - Sio , et al. Dec
2019-12-17
Must-join pin sign-off method
Grant 10,509,887 - Chen , et al. Dec
2019-12-17
Characterizing cell using input waveforms with different tail characteristics
Grant 10,467,364 - Tam , et al. No
2019-11-05
Method of reconfiguring uncrowned standard cells and semiconductor apparatus including uncrowned and crowned cells
Grant 10,452,805 - Ray , et al. Oc
2019-10-22
Method Of Designing Semiconductor Device And System For Implementing The Method
App 20190266309 - WANG; Shao-Huan ;   et al.
2019-08-29
Method of Decomposing a Layout for Multiple-Patterning Lithography
App 20190251228 - Hsu; Meng-Kai ;   et al.
2019-08-15
Method, system, and storage medium for engineering change order scheme in circuit design
Grant 10,360,342 - Ou , et al.
2019-07-23
Hydrocarbyl carboxybetaine and method for preventing hofmann elimination in alkaline environment
Grant 10,351,524 - Chau , et al. July 16, 2
2019-07-16
Must-Join Pin Sign-Off Method
App 20190155983 - CHEN; Sheng-Hsiung ;   et al.
2019-05-23
Two-Dimensional Via Pillar Structures
App 20190148290 - KU; Chun-Yao ;   et al.
2019-05-16
Layout for semiconductor device including via pillar structure
Grant 10,289,794 - Wang , et al.
2019-05-14
Method of decomposing a layout for multiple-patterning lithography
Grant 10,275,562 - Hsu , et al.
2019-04-30
Power Strap Structure For High Performance And Low Current Density
App 20190122987 - Chen; Chih-Liang ;   et al.
2019-04-25
Method Of Reconfiguring Uncrowned Standard Cells And Semiconductor Apparatus Including Uncrowned And Crowned Cells
App 20190108305 - RAY; Prasenjit ;   et al.
2019-04-11
Method, System, And Storage Medium For Engineering Change Order Scheme In Circuit Design
App 20190080037 - OU; HUNG-CHIH ;   et al.
2019-03-14
Multiple driver pin integrated circuit structure
Grant 10,177,097 - Yu , et al. J
2019-01-08
Method of reconfiguring uncrowned standard cells and semiconductor apparatus including uncrowned and crowned cells
Grant 10,169,520 - Ray , et al. J
2019-01-01
Power strap structure for high performance and low current density
Grant 10,170,422 - Chen , et al. J
2019-01-01
Circuit design method and system
Grant 10,169,506 - Wang , et al. J
2019-01-01
Systems and methods for using multiple libraries with different cell pre-coloring
Grant 10,162,929 - Hsu , et al. Dec
2018-12-25
Via Rail Solution For High Power Electromigration
App 20180358309 - Sio; Kam-Tou ;   et al.
2018-12-13
Method, device and computer program product for integrated circuit layout generation
Grant 10,140,407 - Ho , et al. Nov
2018-11-27
Method for triple-patterning friendly placement
Grant 10,089,433 - Hsu , et al. October 2, 2
2018-10-02
Design Rule Checking For Multiple Patterning Technology
App 20180239862 - HSU; Meng-Kai ;   et al.
2018-08-23
Multiple Driver Pin Integrated Circuit Structure
App 20180204806 - YU; Chih-Yeh ;   et al.
2018-07-19
Power Strap Structure For High Performance And Low Current Density
App 20180174967 - Chen; Chih-Liang ;   et al.
2018-06-21
Layout For Semiconductor Device Including Via Pillar Structure
App 20180165403 - WANG; Shao-Huan ;   et al.
2018-06-14
Method of Decomposing a Layout for Multiple-Patterning Lithography
App 20180150590 - Hsu; Meng-Kai ;   et al.
2018-05-31
Method and circuit for via pillar optimization
Grant 9,977,857 - Ku , et al. May 22, 2
2018-05-22
Rule checking for multiple patterning technology
Grant 9,971,863 - Hsu , et al. May 15, 2
2018-05-15
Multiple driver pin integrated circuit structure
Grant 9,935,057 - Yu , et al. April 3, 2
2018-04-03
Power strap structure for high performance and low current density
Grant 9,911,697 - Chen , et al. March 6, 2
2018-03-06
Multiple Driver Pin Integrated Circuit Structure
App 20180040567 - YU; Chih-Yeh ;   et al.
2018-02-08
Method Of Reconfiguring Uncrowned Standard Cells And Semiconductor Apparatus Including Uncrowned And Crowned Cells
App 20180004886 - RAY; Prasenjit ;   et al.
2018-01-04
Systems And Methods For Using Multiple Libraries With Different Cell Pre-coloring
App 20170323046 - HSU; Meng-Kai ;   et al.
2017-11-09
Method For Triple-patterning Friendly Placement
App 20170323047 - HSU; Meng-Kai ;   et al.
2017-11-09
Power Strap Structure For High Performance And Low Current Density
App 20170317027 - Chen; Chih-Liang ;   et al.
2017-11-02
Integrated circuit having a staggered fishbone power network
Grant 9,799,602 - Chang , et al. October 24, 2
2017-10-24
Apparatus and method for mitigating dynamic IR voltage drop and electromigration affects
Grant 9,768,119 - Yu , et al. September 19, 2
2017-09-19
Design Rule Checking For Multiple Patterning Technology
App 20170255740 - HSU; Meng-Kai ;   et al.
2017-09-07
Integrated Circuit Having A Staggered Fishbone Power Network
App 20170194252 - CHANG; Kuang-Hung ;   et al.
2017-07-06
Apparatus And Method For Mitigating Dynamic Ir Voltage Drop And Electromigration Affects
App 20170133321 - YU; Chih-Yeh ;   et al.
2017-05-11
Via Rail Solution for High Power Electromigration
App 20170117272 - Sio; Kam-Tou ;   et al.
2017-04-27
Characterizing Cell Using Input Waveforms With Different Tail Characteristics
App 20170116361 - TAM; KING-HO ;   et al.
2017-04-27
System for and method of checking joule heating of an integrated circuit design
Grant 9,619,599 - Yu , et al. April 11, 2
2017-04-11
Circuit Design Method And System
App 20170039310 - WANG; Chung-Hsing ;   et al.
2017-02-09
Characterizing cell using input waveform generation considering different circuit topologies
Grant 9,563,734 - Tam , et al. February 7, 2
2017-02-07
Cell boundaries for self aligned multiple patterning abutments
Grant 9,563,731 - Hsu , et al. February 7, 2
2017-02-07
Electromigration resistant standard cell device
Grant 9,558,312 - Lu , et al. January 31, 2
2017-01-31
Interconnect structure having smaller transition layer via
Grant 9,553,043 - Lu , et al. January 24, 2
2017-01-24
Hydrocarbyl Carboxybetaine And Method For Preventing Hofmann Elimination In Alkaline Environment
App 20170001956 - CHAU; LAI-KWAN ;   et al.
2017-01-05
Method Of Cutting Conductive Patterns
App 20160320706 - HSU; Chin-Hsiung ;   et al.
2016-11-03
Method of generating techfile having reduced corner variation value
Grant 9,477,803 - Wang , et al. October 25, 2
2016-10-25
Manufacturing Method Of Silatrane With Thiol Group And Preservation Method Thereof
App 20160264602 - CHEN; Wen-Hao ;   et al.
2016-09-15
Method for fixing metal onto surface of substrate
Grant 9,394,320 - Chau , et al. July 19, 2
2016-07-19
Method of cutting conductive patterns
Grant 9,380,709 - Hsu , et al. June 28, 2
2016-06-28
Method, Device And Computer Program Product For Integrated Circuit Layout Generation
App 20160147928 - HO; Chia-Ming ;   et al.
2016-05-26
Double patterning technology (DPT) layout routing
Grant 9,317,650 - Chen , et al. April 19, 2
2016-04-19
System For And Method Of Checking Joule Heating Of An Integrated Circuit Design
App 20160063160 - YU; Chi-Yeh ;   et al.
2016-03-03
Layout boundary method
Grant 9,262,570 - Hsu , et al. February 16, 2
2016-02-16
Method Of Generating Techfile Having Reduced Corner Variation Value
App 20160034631 - WANG; Chung-Hsing ;   et al.
2016-02-04
Method and system for multi-patterning layout decomposition
Grant 9,223,924 - Hsu , et al. December 29, 2
2015-12-29
Rule checking for confining waveform induced constraint variation in static timing analysis
Grant 9,165,105 - Hsu , et al. October 20, 2
2015-10-20
Electromigration Resistant Standard Cell Device
App 20150248517 - LU; Lee-Chung ;   et al.
2015-09-03
Mercaptoalkylsilatrane derivative having protecting group and method of manufacturing the same
Grant 9,096,620 - Chen , et al. August 4, 2
2015-08-04
Cell layout design and method
Grant 9,087,170 - Hsu , et al. July 21, 2
2015-07-21
Characterizing Cell Using Input Waveform Geneartion Considering Different Circuit Topoloiges
App 20150193569 - TAM; KING-HO ;   et al.
2015-07-09
Generating database for cells routable in pin layer
Grant 9,064,081 - Hsu , et al. June 23, 2
2015-06-23
Design Rule Checking For Confining Waveform Induced Constraint Variation In Static Timing Analysis
App 20150169819 - HSU; Meng-Kai ;   et al.
2015-06-18
Generating Database For Cells Routable In Pin Layer
App 20150161319 - HSU; MENG-KAI ;   et al.
2015-06-11
Electromigration resistant standard cell device
Grant 9,035,361 - Lu , et al. May 19, 2
2015-05-19
Compression method and system for use with multi-patterning
Grant 9,026,953 - Chen , et al. May 5, 2
2015-05-05
Method And System For Multi-patterning Layout Decomposition
App 20150095857 - HSU; Chin-Hsiung ;   et al.
2015-04-02
Method and system for replacing a pattern in a layout
Grant 8,977,991 - Chen , et al. March 10, 2
2015-03-10
Cell Layout Design And Method
App 20150067616 - HSU; Chin-Hsiung ;   et al.
2015-03-05
Static timing analysis method and system considering capacitive coupling and double patterning mask misalignment
Grant 8,972,919 - Chen , et al. March 3, 2
2015-03-03
Routing method
Grant 8,972,910 - Hou , et al. March 3, 2
2015-03-03
Routing Method
App 20150052492 - HOU; Yuan-Te ;   et al.
2015-02-19
Systems and methods for designing layouts for semiconductor device fabrication
Grant 8,959,466 - Hsu , et al. February 17, 2
2015-02-17
Hybrid Design Rule For Double Patterning
App 20150040088 - Huang; Cheng-I ;   et al.
2015-02-05
Hybrid design rule for double patterning
Grant 8,949,758 - Huang , et al. February 3, 2
2015-02-03
Double Patterning Technology (dpt) Layout Routing
App 20150012895 - Chen; Huang-Yu ;   et al.
2015-01-08
Layout re-decomposition for multiple patterning layouts
Grant 8,914,755 - Hsu , et al. December 16, 2
2014-12-16
Layout Re-decomposition For Multiple Patterning Layouts
App 20140359544 - Hsu; Chin-Hsiung ;   et al.
2014-12-04
Reusable cut mask for multiple layers
Grant 8,875,067 - Hsu , et al. October 28, 2
2014-10-28
Integrated circuit layout modification
Grant 8,856,696 - Chen , et al. October 7, 2
2014-10-07
Method For Fixing Metal Onto Surface Of Substrate
App 20140295075 - Chau; Lai-Kwan ;   et al.
2014-10-02
Mercaptoalkylsilatrane Derivative Having Protecting Group and Method of Manufacturing the Same
App 20140296552 - Chen; Wen-Hao ;   et al.
2014-10-02
Double patterning technology (DPT) layout routing
Grant 8,850,368 - Chen , et al. September 30, 2
2014-09-30
Reusable Cut Mask For Multiple Layers
App 20140282287 - Hsu; Chin-Hsiung ;   et al.
2014-09-18
Layout Boundary Method
App 20140282344 - Hsu; Chin-Hsiung ;   et al.
2014-09-18
Method Of Cutting Conductive Patterns
App 20140259658 - HSU; Chin-Hsiung ;   et al.
2014-09-18
Cell Boundaries For Self Aligned Multiple Patterning Abutments
App 20140282289 - Hsu; Chin-Hsiung ;   et al.
2014-09-18
Apparatus And Method For Mitigating Dynamic Ir Voltage Drop And Electromigration Affects
App 20140264924 - YU; Chih-Yeh ;   et al.
2014-09-18
Double Patterning Technology (dpt) Layout Routing
App 20140215428 - Chen; Huang-Yu ;   et al.
2014-07-31
Semiconductor devices and methods of manufacture thereof
Grant 8,786,094 - Fu , et al. July 22, 2
2014-07-22
DFM improvement utility with unified interface
Grant 8,726,208 - Chen , et al. May 13, 2
2014-05-13
Static Timing Analysis Method And System Considering Capacitive Coupling And Double Patterning Mask Misalignment
App 20140068537 - CHEN; Wen-Hao ;   et al.
2014-03-06
Method And System For Replacing A Pattern In A Layout
App 20140059504 - CHEN; Huang-Yu ;   et al.
2014-02-27
Compression Method And System For Use With Multi-patterning
App 20140053118 - CHEN; Huang-Yu ;   et al.
2014-02-20
Solar Panel Structure With Plasticity
App 20140034043 - Chen; Wen-Hao
2014-02-06
Static Timing Analysis Method And System Considering Capacitive Coupling And Double Patterning Mask Misalignment
App 20140013292 - CHEN; Wen-Hao ;   et al.
2014-01-09
Semiconductor Devices and Methods of Manufacture Thereof
App 20140001638 - Fu; Chung-Min ;   et al.
2014-01-02
Static timing analysis method and system considering capacitive coupling and double patterning mask misalignment
Grant 8,612,912 - Chen , et al. December 17, 2
2013-12-17
Compression method and system for use with multi-patterning
Grant 8,601,409 - Chen , et al. December 3, 2
2013-12-03
Method and system for replacing a pattern in a layout
Grant 8,601,408 - Chen , et al. December 3, 2
2013-12-03
Interconnect Structure Having Smaller Transition Layer Via
App 20130256902 - LU; Lee-Chung ;   et al.
2013-10-03
Electromigration Resistant Standard Cell Device
App 20130234212 - LU; Lee-Chung ;   et al.
2013-09-12
Coloring/grouping Patterns For Multi-patterning
App 20130205266 - Chen; Wen-Hao ;   et al.
2013-08-08
Integrated Circuit Layout Modification
App 20130191796 - CHEN; Wen-Hao ;   et al.
2013-07-25
Microfluidic device
Grant 8,470,263 - Shih , et al. June 25, 2
2013-06-25
Electromigration resistant standard cell device
Grant 8,431,968 - Lu , et al. April 30, 2
2013-04-30
Method And System For Replacing A Pattern In A Layout
App 20130091476 - CHEN; Huang-Yu ;   et al.
2013-04-11
DFM Improvement Utility with Unified Interface
App 20130024832 - Chen; Wen-Hao ;   et al.
2013-01-24
Fixing full-chip violations using flip-flops
Grant 8,316,340 - Chen November 20, 2
2012-11-20
Microfluidic Device
App 20120241035 - Shih; Chih-Hsin ;   et al.
2012-09-27
Reducing voltage drops in power networks using unused spaces in integrated circuits
Grant 8,276,110 - Baviskar , et al. September 25, 2
2012-09-25
Electromigration Resistant Standard Cell Device
App 20120025273 - LU; Lee-Chung ;   et al.
2012-02-02
Reducing Voltage Drops in Power Networks Using Unused Spaces in Integrated Circuits
App 20110185331 - Baviskar; Dinesh ;   et al.
2011-07-28
Fixing Full-Chip Violations Using Flip-Flops
App 20110006840 - Chen; Wen-Hao
2011-01-13
Method for cell modeling and timing verification of chip designs with voltage drop
Grant 6,453,443 - Chen , et al. September 17, 2
2002-09-17
Pre-windshield wiper auxiliary device
App 20020083545 - Chen, Wen Hao
2002-07-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed