Chen; Li Shu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chen; Li Shu.The latest application filed is for "handle device, chassis and server".

Company Profile

1.13.8

Chen; Li Shu - New Taipei TW
Chen; Li-shu - Ellicott City MD
Chen; Li Shu - Taipei TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Mount assembly for add-in card, electronic device, and chassis Grant 11,337,343 - Wang , et al. May 17, 2	2022-05-17
Handle device, chassis and server Grant 11,229,134 - Chen , et al. January 18, 2	2022-01-18
Handle Device, Chassis And Server App 20210204420 - CHEN; Ching-Hao ; et al.	2021-07-01
Mount Assembly For Add-in Card, Electronic Device, And Chassis App 20210068317 - WANG; Jun-Hao ; et al.	2021-03-04
Systems and methods for maximizing breakdown voltage in semiconductor devices Grant 8,110,494 - Veliadis , et al. February 7, 2	2012-02-07
Systems and methods for maximizing breakdown voltage in semiconductor devices Grant 7,667,242 - Veliadis , et al. February 23, 2	2010-02-23
Can-style wireless bridge Grant D598,020 - Lu , et al. August 11, 2	2009-08-11
Method of making a self aligned ion implanted gate and guard ring structure for use in a sit Grant 7,547,586 - Chen June 16, 2	2009-06-16
Tungsten Interconnect Super Structure For Semiconductor Power Devices App 20080128913 - Chen; Li-Shu ; et al.	2008-06-05
Semiconductor structure for use in a static induction transistor having improved gate-to-drain breakdown voltage Grant 7,372,087 - Chen , et al. May 13, 2	2008-05-13
Semiconductor structure for use in a static induction transistor having improved gate-to-drain breakdown voltage App 20080006848 - Chen; Li-Shu ; et al.	2008-01-10
Method of making a self aligned ion implanted gate and guard ring structure for use in a sit App 20070281406 - Chen; Li-Shu	2007-12-06
Wafer scale package and method of assembly Grant 6,939,784 - Chen , et al. September 6, 2	2005-09-06
Wafer scale package and method of assembly Grant 6,812,558 - Chen , et al. November 2, 2	2004-11-02
Wafer scale package and method of assembly App 20040191957 - Chen, Li-Shu ; et al.	2004-09-30
Wafer Scale Package And Method Of Assembly App 20040188821 - Chen, Li-Shu ; et al.	2004-09-30
Capacitive type microelectromechanical RF switch Grant 6,777,765 - Chen , et al. August 17, 2	2004-08-17
Capacitive Type Microelectromechanical Rf Switch App 20040119126 - Chen, Li-Shu ; et al.	2004-06-24
Die attached process for SiC Grant 5,851,852 - Ostop , et al. December 22, 1	1998-12-22
Method of making transparent polysilicon gate for imaging arrays Grant 5,369,040 - Halvis , et al. November 29, 1	1994-11-29
Process for forming a component insulator on a silicon substrate Grant 5,110,755 - Chen , et al. May 5, 1	1992-05-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.