Chen; Kuei-Ming

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chen; Kuei-Ming.The latest application filed is for "substrate loss reduction for semiconductor devices".

Company Profile

3.8.13

Chen; Kuei-Ming - New Taipei City TW
Chen; Kuei-Ming - New Taipei TW
Chen; Kuei Ming - Taipei County TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Substrate Loss Reduction For Semiconductor Devices App 20220130765 - Huang; Xin-Hua ; et al.	2022-04-28
Substrate loss reduction for semiconductor devices Grant 11,222,849 - Huang , et al. January 11, 2	2022-01-11
Source /drains In Semiconductor Devices And Methods Of Forming Thereof App 20210391435 - Chen; Chi-Ming ; et al.	2021-12-16
Substrate Loss Reduction For Semiconductor Devices App 20210335713 - Huang; Xin-Hua ; et al.	2021-10-28
Diffusion Barrier Layer For Source And Drain Structures To Increase Transistor Performance App 20210336006 - Chen; Kuei-Ming ; et al.	2021-10-28
Rough Buffer Layer For Group Iii-v Devices On Silicon App 20210273084 - Chen; Kuei-Ming ; et al.	2021-09-02
Doped Buffer Layer For Group Iii-v Devices On Silicon App 20200075314 - Chen; Chi-Ming ; et al.	2020-03-05
Semiconductor Structure App 20190305122 - CHEN; CHI-MING ; et al.	2019-10-03
Enhancement mode field-effect transistor with a gate dielectric layer recessed on a composite barrier layer for high static performance Grant 10,068,976 - Yeh , et al. September 4, 2	2018-09-04
High electron mobility transistor (HEMT) device structure Grant 10,014,402 - Chen , et al. July 3, 2	2018-07-03
High Electron Mobility Transistor (hemt) Device Structure App 20180166565 - CHEN; Kuei-Ming ; et al.	2018-06-14
Enhancement Mode Field-Effect Transistor with a Gate Dielectric Layer Recessed on a Composite Barrier Layer for High Static Performance App 20180026106 - Yeh; Chia-Ling ; et al.	2018-01-25
Multi-layer active layer having a partial recess Grant 9,818,858 - Chen , et al. November 14, 2	2017-11-14
Method for treating group III nitride semiconductor Grant 8,563,437 - Lee , et al. October 22, 2	2013-10-22
Method for smoothing group III nitride semiconductor substrate Grant 8,541,314 - Lee , et al. September 24, 2	2013-09-24
Method for smoothing group lll nitride semiconductor substrate App 20120184102 - Lee; Wei-I ; et al.	2012-07-19
Method for treating group III nitride semiconductor App 20120052691 - Lee; Wei-I ; et al.	2012-03-01
Method For Growing Group Iii-v Nitride Film And Structure Thereof App 20110316001 - Lee; Wei I ; et al.	2011-12-29
Method For Growing Group Iii-v Nitride Film And Structure Thereof App 20100252834 - LEE; Wei I ; et al.	2010-10-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.