CHEN; Jhun Hua

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHEN; Jhun Hua.The latest application filed is for "method and apparatus for improving critical dimension variation".

Company Profile

1.11.11

CHEN; Jhun Hua - Changhua TW
Chen; Jhun Hua - Changhua County TW
Chen; Jhun Hua - Chang Hua TW
CHEN; Jhun Hua - Chang Hua City TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method And Apparatus For Improving Critical Dimension Variation App 20220283508 - LIN; Ming-Hsun ; et al.	2022-09-08
Method of forming source/drain contact Grant 10,522,413 - Kuo , et al. Dec	2019-12-31
Method of Forming Source/Drain Contact App 20190115262 - Kuo; Ming-Jhih ; et al.	2019-04-18
Method of forming source/drain contact Grant 10,163,720 - Kuo , et al. Dec	2018-12-25
Method of Forming Source/Drain Contact App 20180061715 - Kuo; Ming-Jhih ; et al.	2018-03-01
Integrated circuit structure and method forming trenches with different depths Grant 9,905,471 - Lo , et al. February 27, 2	2018-02-27
Integrated Circuit Structure And Method Forming Trenches With Different Depths App 20170316983 - Lo; Yuan-Yen ; et al.	2017-11-02
Method of forming source/drain contact Grant 9,799,567 - Kuo , et al. October 24, 2	2017-10-24
Semiconductor method with wafer edge modification Grant 9,711,367 - Chien , et al. July 18, 2	2017-07-18
Method of Forming Source/Drain Contact App 20160118303 - Kuo; Ming-Jhih ; et al.	2016-04-28
Method of patterning a semiconductor device having improved spacing and shape control and a semiconductor device Grant 9,070,688 - Chen , et al. June 30, 2	2015-06-30
Method Of Patterning A Semiconductor Device Having Improved Spacing And Shape Control And A Semiconductor Device App 20140035149 - CHEN; Jhun Hua ; et al.	2014-02-06
Method of patterning a semiconductor device having improved spacing and shape control and a semiconductor device Grant 8,580,637 - Chen , et al. November 12, 2	2013-11-12
Method Of Patterning A Semiconductor Device Having Improved Spacing And Shape Control And A Semiconductor Device App 20130154100 - CHEN; Jhun Hua ; et al.	2013-06-20
Dummy vias for damascene process Grant 7,960,821 - Chen , et al. June 14, 2	2011-06-14
Method and system for improving printing accuracy of a contact layout Grant 7,939,222 - Chen , et al. May 10, 2	2011-05-10
Dummy vias for damascene process Grant 7,767,570 - Chen , et al. August 3, 2	2010-08-03
Dummy Vias For Damascene Process App 20100155963 - Chen; Kuei Shun ; et al.	2010-06-24
Method and System for Improving Printing Accuracy of a Contact Layout App 20080226996 - Chen; Jhun-Hua ; et al.	2008-09-18
Dummy Vias For Damascene Process App 20070224795 - CHEN; Kuei Shun ; et al.	2007-09-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.