CHEN; HSIANG-LIN

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHEN; HSIANG-LIN.The latest application filed is for "optical sensor and method of manufacturing the same".

Company Profile

1.8.13

CHEN; HSIANG-LIN - HSINCHU TW
Chen; Hsiang-Lin - Hsinchu City TW
Chen; Hsiang-Lin - Hsin-Chu N/A TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Optical Sensor And Method Of Manufacturing The Same App 20220310871 - CHU; YI-SHIN ; et al.	2022-09-29
Germanium-Based Sensor with Junction-Gate Field Effect Transistor and Method of Fabricating Thereof App 20220302336 - Sze; Jhy-Jyi ; et al.	2022-09-22
Image Sensor And Manufacturing Method Thereof App 20220271080 - SZE; JHY-JYI ; et al.	2022-08-25
Image Sensor With Passivation Layer For Dark Current Reduction App 20220102410 - Chen; Hsiang-Lin ; et al.	2022-03-31
Semiconductor Sensor And Methods Thereof App 20220037552 - LIAO; Yin-Kai ; et al.	2022-02-03
Passivation Layer For Epitaxial Semiconductor Process App 20210376086 - Liao; Yin-Kai ; et al.	2021-12-02
Methods of patterning small via pitch dimensions Grant 9,099,530 - Lin , et al. August 4, 2	2015-08-04
Method of patterning a semiconductor device having improved spacing and shape control and a semiconductor device Grant 9,070,688 - Chen , et al. June 30, 2	2015-06-30
Methods of Patterning Small Via Pitch Dimensions App 20140242794 - Lin; Chung-Yi ; et al.	2014-08-28
Methods of patterning small via pitch dimensions Grant 8,728,332 - Lin , et al. May 20, 2	2014-05-20
Method Of Patterning A Semiconductor Device Having Improved Spacing And Shape Control And A Semiconductor Device App 20140035149 - CHEN; Jhun Hua ; et al.	2014-02-06
Active region patterning in double patterning processes Grant 8,642,451 - Chang , et al. February 4, 2	2014-02-04
Method of patterning a semiconductor device having improved spacing and shape control and a semiconductor device Grant 8,580,637 - Chen , et al. November 12, 2	2013-11-12
Methods Of Patterning Small Via Pitch Dimensions App 20130295769 - Lin; Chung-Yi ; et al.	2013-11-07
Method Of Patterning A Semiconductor Device Having Improved Spacing And Shape Control And A Semiconductor Device App 20130154100 - CHEN; Jhun Hua ; et al.	2013-06-20
Active Region Patterning in Double Patterning Processes App 20120108036 - Chang; Feng-Ming ; et al.	2012-05-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.