loadpatents
Patent applications and USPTO patent grants for Chen; Chen-Ping.The latest application filed is for "semiconductor devices and methods of formation".
Patent | Date |
---|---|
Semiconductor Devices and Methods of Formation App 20220216322 - Lin; Shih-Yao ;   et al. | 2022-07-07 |
Multi-Channel Devices and Methods of Manufacture App 20220181214 - Lin; Shih-Yao ;   et al. | 2022-06-09 |
Semiconductor Devices And Methods Of Manufacturing Thereof App 20220130978 - Lin; Shih-Yao ;   et al. | 2022-04-28 |
Semiconductor devices and methods of formation Grant 11,289,585 - Lin , et al. March 29, 2 | 2022-03-29 |
Multi-channel devices and methods of manufacture Grant 11,264,283 - Lin , et al. March 1, 2 | 2022-03-01 |
Transistor Gate Structures and Methods of Forming the Same App 20220037498 - Lin; Shih-Yao ;   et al. | 2022-02-03 |
Multi-channel Devices And Methods Of Manufacture App 20210375683 - Lin; Shih-Yao ;   et al. | 2021-12-02 |
Processes For Removing Spikes From Gates App 20210367058 - Lin; Shih-Yao ;   et al. | 2021-11-25 |
Semiconductor Device and Method App 20210359109 - Chen; Chen-Ping ;   et al. | 2021-11-18 |
Semiconductor Devices and Methods of Formation App 20210273072 - Lin; Shih-Yao ;   et al. | 2021-09-02 |
Fin-End Gate Structures and Method Forming Same App 20210126110 - Lin; Shih-Yao ;   et al. | 2021-04-29 |
Methods for Forming Stacked Layers and Devices Formed Thereof App 20210125859 - Lin; Shih-Yao ;   et al. | 2021-04-29 |
Forming crown active regions for FinFETs Grant 9,543,210 - Chen , et al. January 10, 2 | 2017-01-10 |
Forming Crown Active Regions for FinFETs App 20150380315 - Chen; Chen-Ping ;   et al. | 2015-12-31 |
Forming crown active regions for FinFETs Grant 9,130,058 - Chen , et al. September 8, 2 | 2015-09-08 |
Method of pitch dimension shrinkage Grant 8,563,439 - Huang , et al. October 22, 2 | 2013-10-22 |
Forming Crown Active Regions for FinFETs App 20120049294 - Chen; Chen-Ping ;   et al. | 2012-03-01 |
Method Of Pitch Dimension Shrinkage App 20120021607 - HUANG; Ming-Jie ;   et al. | 2012-01-26 |
Dual etch method of defining active area in semiconductor device Grant 8,048,764 - Huang , et al. November 1, 2 | 2011-11-01 |
Isolation Structure For Semiconductor Device App 20110084355 - Lin; Hsien-Hsin ;   et al. | 2011-04-14 |
Dual Etch Method Of Defining Active Area In Semiconductor Device App 20110076832 - HUANG; Ming-Jie ;   et al. | 2011-03-31 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.