Chen; Andy Wangkun
Patent Applications and Registrations
Patent applications and USPTO patent grants for Chen; Andy Wangkun.The latest application filed is for "wordline driver architecture".
Company Profile
47.49.61
- Chen; Andy Wangkun - Austin TX
Patent Activity
| Patent | Date |
|---|---|
| Wordline Driver Architecture App 20220310144 - Srinivasa; Akash Bangalore ; et al. | 2022-09-29 |
| Metal Routing Techniques App 20220309225 - Thyagarajan; Sriram ; et al. | 2022-09-29 |
| Buried Power Rail Architecture App 20220293522 - Thyagarajan; Sriram ; et al. | 2022-09-15 |
| Backside power rail architecture Grant 11,443,777 - Chen , et al. September 13, 2 | 2022-09-13 |
| Memory Architecture with Pulsed-Bias Power App 20220284942 - Srinivasa; Akash Bangalore ; et al. | 2022-09-08 |
| Memory Architecture with DC Biasing App 20220254411 - Chen; Andy Wangkun ; et al. | 2022-08-11 |
| Circuitry Apportioning of an Integrated Circuit App 20220246206 - Bhargava; Mudit ; et al. | 2022-08-04 |
| Wordline decoder circuitry Grant 11,404,096 - Chen , et al. August 2, 2 | 2022-08-02 |
| Bitcell Architecture Using Buried Metal App 20220223514 - Sisodia; Rajiv Kumar ; et al. | 2022-07-14 |
| Buried power rail structure for providing multi-domain power supply for memory device Grant 11,380,384 - Chen , et al. July 5, 2 | 2022-07-05 |
| Bitcell architecture with buried ground rail Grant 11,328,750 - Amirante , et al. May 10, 2 | 2022-05-10 |
| Power-gating techniques with buried metal Grant 11,322,197 - Sisodia , et al. May 3, 2 | 2022-05-03 |
| TSV Coupled Integrated Circuits and Methods App 20220130816 - Mathur; Rahul ; et al. | 2022-04-28 |
| Memory testing techniques Grant 11,315,654 - Chen , et al. April 26, 2 | 2022-04-26 |
| Techniques for powering memory Grant 11,315,628 - Sisodia , et al. April 26, 2 | 2022-04-26 |
| Power-Gating Techniques with Buried Metal App 20220122656 - Sisodia; Rajiv Kumar ; et al. | 2022-04-21 |
| 3d Storage Architecture With Tier-specific Controls App 20220122655 - Mathur; Rahul ; et al. | 2022-04-21 |
| Techniques For Powering Memory App 20220122654 - Sisodia; Rajiv Kumar ; et al. | 2022-04-21 |
| Backside Power Supply Techniques App 20220123751 - Thyagarajan; Sriram ; et al. | 2022-04-21 |
| Computer implemented system and method for generating a layout of a cell defining a circuit component Grant 11,288,432 - Chen , et al. March 29, 2 | 2022-03-29 |
| Memory embedded full scan for latent defects Grant 11,280,832 - Chen , et al. March 22, 2 | 2022-03-22 |
| Backside Power Rail Architecture App 20220084561 - Chen; Andy Wangkun ; et al. | 2022-03-17 |
| Buried Metal Technique for Critical Signal Nets App 20220077857 - Chen; Andy Wangkun ; et al. | 2022-03-10 |
| Memory Embedded Full Scan For Latent Defects App 20220074988 - Chen; Andy Wangkun ; et al. | 2022-03-10 |
| Cell Architecture App 20220077134 - Chen; Andy Wangkun ; et al. | 2022-03-10 |
| Buried metal technique for critical signal nets Grant 11,271,567 - Chen , et al. March 8, 2 | 2022-03-08 |
| Power Network For Providing Power Supply To Memory Device App 20220068346 - Chen; Andy Wangkun ; et al. | 2022-03-03 |
| Frontside-to-Backside Intermixing Architecture App 20220068813 - Chen; Andy Wangkun ; et al. | 2022-03-03 |
| CAM device with 3D CAM cells Grant 11,211,111 - Mathur , et al. December 28, 2 | 2021-12-28 |
| Memory multiplexing techniques Grant 11,200,922 - Thyagarajan , et al. December 14, 2 | 2021-12-14 |
| Bitcell with multiple read bitlines Grant 11,170,843 - Chen , et al. November 9, 2 | 2021-11-09 |
| Slew-Load Characterization App 20210333320 - Thyagarajan; Sriram ; et al. | 2021-10-28 |
| Configurable control of integrated circuits Grant 11,133,043 - Chen , et al. September 28, 2 | 2021-09-28 |
| Bitcell With Multiple Read Bitlines App 20210295898 - Chen; Andy Wangkun ; et al. | 2021-09-23 |
| Read and write techniques Grant 11,087,834 - Chong , et al. August 10, 2 | 2021-08-10 |
| Configurable Control of Integrated Circuits App 20210241807 - Chen; Andy Wangkun ; et al. | 2021-08-05 |
| Metal layout techniques Grant 11,068,639 - Frederick, Jr. , et al. July 20, 2 | 2021-07-20 |
| Multi-port memory circuitry Grant 11,056,183 - Chong , et al. July 6, 2 | 2021-07-06 |
| Memory Multiplexing Techniques App 20210193195 - Thyagarajan; Sriram ; et al. | 2021-06-24 |
| Multiplier Circuitry App 20210157603 - Shekhar; Shardendu ; et al. | 2021-05-27 |
| Methods and apparatuses of configurable integrated circuits Grant 11,017,142 - Chen , et al. May 25, 2 | 2021-05-25 |
| Memory structure with bitline strapping Grant 11,011,222 - Frederick, Jr. , et al. May 18, 2 | 2021-05-18 |
| Level shift latch circuitry Grant 11,005,461 - Chen , et al. May 11, 2 | 2021-05-11 |
| Error detection and correction circuitry Grant 10,984,863 - Sheikh , et al. April 20, 2 | 2021-04-20 |
| Configurable integrated circuits Grant 10,978,141 - Chong , et al. April 13, 2 | 2021-04-13 |
| Latch Circuitry for Memory Applications App 20210074353 - Chen; Andy Wangkun ; et al. | 2021-03-11 |
| Read and Write Techniques App 20210065785 - Chong; Yew Keong ; et al. | 2021-03-04 |
| Polarity swapping circuitry Grant 10,937,481 - Chen , et al. March 2, 2 | 2021-03-02 |
| Polarity Swapping Circuitry App 20210043241 - Chen; Andy Wangkun ; et al. | 2021-02-11 |
| Computer Implemented System and Method for Generating a Layout of a Cell Defining a Circuit Component App 20210019463 - Chen; Andy Wangkun ; et al. | 2021-01-21 |
| Selective clock adjustment during read and/or write memory operations Grant 10,896,707 - Chen , et al. January 19, 2 | 2021-01-19 |
| Control architecture for column decoder circuitry Grant 10,878,893 - Choserot , et al. December 29, 2 | 2020-12-29 |
| Control Architecture For Column Decoder Circuitry App 20200388329 - Choserot; Vianney Antoine ; et al. | 2020-12-10 |
| Data Compressor Logic Circuit App 20200389181 - Shekhar; Shardendu ; et al. | 2020-12-10 |
| Bitcell shifting technique Grant 10,847,215 - Chen , et al. November 24, 2 | 2020-11-24 |
| Latch circuitry for memory applications Grant 10,847,211 - Chen , et al. November 24, 2 | 2020-11-24 |
| Redundancy circuitry for memory application Grant 10,839,934 - Mathur , et al. November 17, 2 | 2020-11-17 |
| Bitcell Shifting Technique App 20200342937 - Chen; Andy Wangkun ; et al. | 2020-10-29 |
| Apparatus and method to access a memory location Grant 10,817,420 - Chong , et al. October 27, 2 | 2020-10-27 |
| Computer implemented system and method for generating a layout of a cell defining a circuit component Grant 10,796,053 - de Dood , et al. October 6, 2 | 2020-10-06 |
| Memory Structure with Bitline Strapping App 20200286548 - Frederick, JR.; Marlin Wayne ; et al. | 2020-09-10 |
| Data compressor logic circuit Grant 10,756,753 - Shekhar , et al. A | 2020-08-25 |
| Clock generating circuitry Grant 10,741,227 - Ramanathan , et al. A | 2020-08-11 |
| Memory Testing Techniques App 20200194093 - Chen; Andy Wangkun ; et al. | 2020-06-18 |
| Selective Clock Adjustment During Read and/or Write Memory Operations App 20200194047 - Chen; Andy Wangkun ; et al. | 2020-06-18 |
| Wordline Decoder Circuitry App 20200185014 - Chen; Andy Wangkun ; et al. | 2020-06-11 |
| Transition coupling circuitry for memory applications Grant 10,672,459 - Li , et al. | 2020-06-02 |
| Apparatus and Method to Access a Memory Location App 20200133850 - Chong; Yew Keong ; et al. | 2020-04-30 |
| Data Compressor Logic Circuit App 20200136643 - Shekhar; Shardendu ; et al. | 2020-04-30 |
| Metal Layout Techniques App 20200125693 - Frederick, Jr.; Marlin Wayne ; et al. | 2020-04-23 |
| Memory Testing Techniques App 20200111537 - Chen; Andy Wangkun ; et al. | 2020-04-09 |
| Level shifter with bypass control Grant 10,574,236 - Chen , et al. Feb | 2020-02-25 |
| Clock Generating Circuitry App 20200051602 - Ramanathan; Kumaraswamy ; et al. | 2020-02-13 |
| Level shifter with bypass Grant 10,535,386 - Chen , et al. Ja | 2020-01-14 |
| Level Shift Latch Circuitry App 20190379364 - Chen; Andy Wangkun ; et al. | 2019-12-12 |
| Redundancy Circuitry for Memory Application App 20190371424 - Mathur; Rahul ; et al. | 2019-12-05 |
| Latch Circuitry for Memory Applications App 20190325947 - Chen; Andy Wangkun ; et al. | 2019-10-24 |
| Multi-Port Memory Circuitry App 20190325950 - Chong; Yew Keong ; et al. | 2019-10-24 |
| Error Detection and Correction Circuitry App 20190325962 - Sheikh; Mohammed Saif Kunjatur ; et al. | 2019-10-24 |
| Power-on-reset circuit Grant 10,425,076 - Gupta , et al. Sept | 2019-09-24 |
| Transition Coupling Circuitry for Memory Applications App 20190244656 - Li; Yicong ; et al. | 2019-08-08 |
| Level Shifter with Bypass Control App 20190058475 - Chen; Andy Wangkun ; et al. | 2019-02-21 |
| Computer Implemented System and Method for Generating a Layout of a Cell Defining a Circuit Component App 20190026417 - de Dood; Paul ; et al. | 2019-01-24 |
| Circuit with impedance elements connected to sources and drains of pMOSFET headers Grant 10,177,760 - Chen , et al. J | 2019-01-08 |
| Circuit with Impedance Elements Connected to Sources and Drains of PMOSFET Headers App 20190007043 - Chen; Andy Wangkun ; et al. | 2019-01-03 |
| Level Shifter with Bypass App 20180342271 - Chen; Andy Wangkun ; et al. | 2018-11-29 |
| Power-On-Reset Circuit App 20180331681 - Gupta; Lalit ; et al. | 2018-11-15 |
| Computer implemented system and method for generating a layout of a cell defining a circuit component Grant 10,083,269 - De Dood , et al. September 25, 2 | 2018-09-25 |
| Computer Implemented System And Method For Generating A Layout Of A Cell Defining A Circuit Component App 20180225402 - DE DOOD; Paul ; et al. | 2018-08-09 |
| Power-on-reset circuit Grant 10,033,376 - Gupta , et al. July 24, 2 | 2018-07-24 |
| Location-based optimization for memory systems Grant 10,020,031 - Chong , et al. July 10, 2 | 2018-07-10 |
| Error detection circuitry for use with memory Grant 9,891,976 - Chen , et al. February 13, 2 | 2018-02-13 |
| Power-On-Reset Circuit App 20170317672 - Gupta; Lalit ; et al. | 2017-11-02 |
| Memory circuitry using write assist voltage boost Grant 9,741,410 - Chen , et al. August 22, 2 | 2017-08-22 |
| Memory with multiple write ports Grant 9,721,624 - Yeung , et al. August 1, 2 | 2017-08-01 |
| Location-Based Optimization for Memory Systems App 20170117022 - Chong; Yew Keong ; et al. | 2017-04-27 |
| Double pumped memory techniques Grant 9,627,022 - Chen , et al. April 18, 2 | 2017-04-18 |
| Access suppression in a memory device Grant 9,600,179 - Chong , et al. March 21, 2 | 2017-03-21 |
| Low power input gating Grant 9,542,986 - Chen , et al. January 10, 2 | 2017-01-10 |
| Low Power Input Gating App 20160343420 - Chen; Andy Wangkun ; et al. | 2016-11-24 |
| Error Detection Circuitry For Use With Memory App 20160253227 - Chen; Andy Wangkun ; et al. | 2016-09-01 |
| Level conversion circuit and method Grant 9,379,710 - Chen , et al. June 28, 2 | 2016-06-28 |
| Memory With Multiple Write Ports App 20160180896 - YEUNG; Gus ; et al. | 2016-06-23 |
| Test techniques in memory devices Grant 9,281,027 - Chen , et al. March 8, 2 | 2016-03-08 |
| Double Pumped Memory Techniques App 20160064054 - Chen; Andy Wangkun ; et al. | 2016-03-03 |
| Access Suppression In A Memory Device App 20160034403 - Chong; Yew Keong ; et al. | 2016-02-04 |
| Memory Circuitry Using Write Assist Voltage Boost App 20160005448 - Chen; Andy Wangkun ; et al. | 2016-01-07 |
| Memory circuitry using write assist voltage boost Grant 9,142,266 - Chen , et al. September 22, 2 | 2015-09-22 |
| Level Conversion Circuit And Method App 20150244371 - Chen; Andy Wangkun ; et al. | 2015-08-27 |
| Memory Circuitry Using Write Assist Voltage Boost App 20150138901 - CHEN; Andy Wangkun ; et al. | 2015-05-21 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 