Chattopadhyay; Kaushik

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chattopadhyay; Kaushik.The latest application filed is for "high aspect ratio etch of oxide metal oxide metal stack".

Company Profile

1.14.6

Chattopadhyay; Kaushik - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
High aspect ratio etch of oxide metal oxide metal stack Grant 10,242,883 - Guha , et al.	2019-03-26
High Aspect Ratio Etch Of Oxide Metal Oxide Metal Stack App 20180374712 - GUHA; Joydeep ; et al.	2018-12-27
Back side deposition apparatus and applications Grant 9,881,788 - Kim , et al. January 30, 2	2018-01-30
High aspect ratio etch with combination mask Grant 9,659,783 - Guha , et al. May 23, 2	2017-05-23
Back Side Deposition Apparatus And Applications App 20150340225 - Kim; Yunsang ; et al.	2015-11-26
High Aspect Ratio Etch With Combination Mask App 20150200106 - GUHA; Joydeep ; et al.	2015-07-16
High aspect ratio etch with combination mask Grant 9,018,103 - Guha , et al. April 28, 2	2015-04-28
High Aspect Ratio Etch With Combination Mask App 20150087154 - GUHA; Joydeep ; et al.	2015-03-26
Selective Capping of Metal Interconnect Lines during Air Gap Formation App 20130323930 - Chattopadhyay; Kaushik ; et al.	2013-12-05
Protective self-aligned buffer layers for damascene interconnects Grant 8,430,992 - Chattopadhyay , et al. April 30, 2	2013-04-30
Protective self-aligned buffer layers for damascene interconnects Grant 8,317,923 - Chattopadhyay , et al. November 27, 2	2012-11-27
Methods for reducing UV and dielectric diffusion barrier interaction Grant 8,173,537 - Chattopadhyay , et al. May 8, 2	2012-05-08
Reducing UV and dielectric diffusion barrier interaction through the modulation of optical properties Grant 8,124,522 - Wu , et al. February 28, 2	2012-02-28
Protective self-aligned buffer layers for damascene interconnects Grant 8,021,486 - Yu , et al. September 20, 2	2011-09-20
Protective self-aligned buffer layers for damascene interconnects Grant 7,727,881 - Chattopadhyay , et al. June 1, 2	2010-06-01
Protective self-aligned buffer layers for damascene interconnects Grant 7,727,880 - Chattopadhyay , et al. June 1, 2	2010-06-01
Protective self-aligned buffer layers for damascene interconnects Grant 7,704,873 - Yu , et al. April 27, 2	2010-04-27
Protective self-aligned buffer layers for damascene interconnects Grant 7,576,006 - Yu , et al. August 18, 2	2009-08-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.