loadpatents
Patent applications and USPTO patent grants for Charest; Timothy J..The latest application filed is for "cycle staging latch with dual phase dynamic outputs for hit logic compare".
Patent | Date |
---|---|
SRAM and dual single ended bit sense for an SRAM Grant 7,170,799 - Chan , et al. January 30, 2 | 2007-01-30 |
SRAM and dual single ended bit sense for an SRAM App 20060176732 - Chan; Yuen H. ;   et al. | 2006-08-10 |
Cycle staging latch with dual phase dynamic outputs for hit logic compare App 20060176095 - Chan; Yuen H. ;   et al. | 2006-08-10 |
Cache late select circuit Grant 7,054,184 - Chan , et al. May 30, 2 | 2006-05-30 |
Clock driver and boundary latch for a multi-port SRAM Grant 6,990,038 - Chan , et al. January 24, 2 | 2006-01-24 |
Programmable Sense Amplifier Timing Generator App 20050254317 - Chan, Yuen H. ;   et al. | 2005-11-17 |
Cache late select circuit App 20050254285 - Chan, Yuen H. ;   et al. | 2005-11-17 |
Programmable sense amplifier timing generator Grant 6,958,943 - Chan , et al. October 25, 2 | 2005-10-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.