Chappell; Robert S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chappell; Robert S..The latest application filed is for "apparatuses and methods for a processor architecture".

Company Profile

17.34.69

Chappell; Robert S. - Portland OR
Chappell; Robert S. - Mercer Island WA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Apparatuses And Methods For A Processor Architecture App 20220237123 - Brandt; Jason W. ; et al.	2022-07-28
Method and apparatus for approximation using polynomials Grant 11,327,754 - Parra , et al. May 10, 2	2022-05-10
Apparatuses and methods for a processor architecture Grant 11,294,809 - Brandt , et al. April 5, 2	2022-04-05
Memory Management Apparatus And Method For Managing Different Page Tables For Different Privilege Levels App 20220091995 - RODGERS; Scott Dion ; et al.	2022-03-24
Microarchitectural mechanisms for the prevention of side-channel attacks Grant 11,238,155 - Chappell , et al. February 1, 2	2022-02-01
Memory management apparatus and method for managing different page tables for different privilege levels Grant 11,144,472 - Rodgers , et al. October 12, 2	2021-10-12
System, apparatus and method for a hybrid reservation station for a processor Grant 11,126,438 - Srinivasan , et al. September 21, 2	2021-09-21
System and method for replacement in associative memories using weighted PLRU trees Grant 11,106,599 - Zhang , et al. August 31, 2	2021-08-31
Deep Learning Implementations Using Systolic Arrays And Fused Operations App 20210089316 - RASH; William ; et al.	2021-03-25
System, Apparatus And Method For A Hybrid Reservation Station For A Processor App 20200409710 - Srinivasan; Srikanth ; et al.	2020-12-31
Memory Management Apparatus And Method For Managing Different Page Tables For Different Privilege Levels App 20200310978 - RODGERS; SCOTT DION ; et al.	2020-10-01
Criticality based port scheduling Grant 10,719,355 - Roy , et al.	2020-07-21
Method and apparatus for bus lock assistance Grant 10,678,712 - Chappell , et al.	2020-06-09
Apparatuses And Methods For Speculative Execution Side Channel Mitigation App 20200133679 - Brandt; Jason W. ; et al.	2020-04-30
Microarchitectural Mechanisms For The Prevention Of Side-channel Attacks App 20200004959 - Chappell; Robert S. ; et al.	2020-01-02
Systems, apparatuses, and methods for implementing temporary escalated privilege Grant 10,503,662 - Dixon , et al. Dec	2019-12-10
Systems, Methods, And Apparatuses To Control Cpu Speculation For The Prevention Of Side-channel Attacks App 20190324756 - CHAPPELL; ROBERT S. ; et al.	2019-10-24
Apparatus and method for transactional memory and lock elision including an abort instruction to abort speculative execution Grant 10,409,612 - Dixon , et al. Sept	2019-09-10
Apparatus and method for transactional memory and lock elision including abort and end instructions to abort or commit speculative execution Grant 10,409,611 - Dixon , et al. Sept	2019-09-10
Criticality Based Port Scheduling App 20190243684 - Roy; Pooja ; et al.	2019-08-08
System And Method For Replacement In Associative Memories Using Weighted Plru Trees App 20190227948 - Zhang; Chunhui ; et al.	2019-07-25
Method And Apparatus For Bus Lock Assistance App 20190188158 - Chappell; Robert S. ; et al.	2019-06-20
Zeroing a cache line Grant 10,282,296 - Brandt , et al.	2019-05-07
Method and apparatus for bus lock assistance Grant 10,216,650 - Chappell , et al. Feb	2019-02-26
Apparatuses And Methods For A Processor Architecture App 20190012266 - Brandt; Jason W. ; et al.	2019-01-10
Method And Apparatus For Bus Lock Assistance App 20180225228 - CHAPPELL; ROBERT S. ; et al.	2018-08-09
System and method for replacement in associative memories using weighted PLRU trees Grant 10,031,847 - Zhang , et al. July 24, 2	2018-07-24
Apparatuses And Methods For A Processor Architecture App 20180165199 - Brandt; Jason W. ; et al.	2018-06-14
System and Method for Replacement in Associative Memories Using Weighted PLRU Trees App 20180095875 - Zhang; Chunhui ; et al.	2018-04-05
Method and apparatus for bus lock assistance Grant 9,880,948 - Chappell , et al. January 30, 2	2018-01-30
Processors, Methods, And Systems To Identify Stores That Cause Remote Transactional Execution Aborts App 20180004521 - Kleen; Andreas ; et al.	2018-01-04
Processor-based apparatus and method for processing bit streams using bit-oriented instructions through byte-oriented storage Grant 9,740,484 - Gopal , et al. August 22, 2	2017-08-22
Physical reference list for tracking physical register sharing Grant 9,733,939 - Kadgi , et al. August 15, 2	2017-08-15
Method and apparatus for store dependence prediction Grant 9,619,750 - Kim , et al. April 11, 2	2017-04-11
Method And Apparatus For Bus Lock Assistance App 20170097902 - CHAPPELL; ROBERT S. ; et al.	2017-04-06
Instruction and logic for a cache prefetcher and dataless fill buffer Grant 9,558,127 - Shwartsman , et al. January 31, 2	2017-01-31
Method and apparatus for bus lock assistance Grant 9,524,263 - Chappell , et al. December 20, 2	2016-12-20
Method, apparatus, and system for speculative abort control mechanisms App 20160246606 - Dixon; Martin G. ; et al.	2016-08-25
Method and apparatus for store durability and ordering in a persistent memory architecture Grant 9,423,959 - Dulloor , et al. August 23, 2	2016-08-23
Method, Apparatus, And System For Speculative Abort Control Mechanisms App 20160239304 - Dixon; Martin G. ; et al.	2016-08-18
Method, apparatus, and system for speculative abort control mechanisms App 20160210177 - Dixon; Martin G. ; et al.	2016-07-21
Method, apparatus, and system for speculative abort control mechanisms App 20160154648 - Dixon; Martin G. ; et al.	2016-06-02
Method, apparatus, and system for speculative abort control mechanisms App 20160132335 - Dixon; Martin G. ; et al.	2016-05-12
Method, apparatus, and system for speculative abort control mechanisms App 20160132337 - Dixon; Martin G. ; et al.	2016-05-12
Method, Apparatus, And System For Speculative Abort Control Mechanisms App 20160132333 - Dixon; Martin G. ; et al.	2016-05-12
Method, apparatus, and system for speculative abort control mechanisms App 20160132336 - Dixon; Martin G. ; et al.	2016-05-12
Method, apparaturs, and system for speculative abort control mechanisms App 20160132334 - Dixon; Martin G. ; et al.	2016-05-12
Hybrid cache state and filter tracking of memory operations during a transaction Grant 9,298,632 - Chappell , et al. March 29, 2	2016-03-29
Instruction And Logic For A Cache Prefetcher And Dataless Fill Buffer App 20160070651 - Shwartsman; Stanislav ; et al.	2016-03-10
Store address prediction for memory disambiguation in a processing device Grant 9,244,827 - Kim , et al. January 26, 2	2016-01-26
Store Address Prediction For Memory Disambiguation In A Processing Device App 20150089186 - Kim; Ho-Seop ; et al.	2015-03-26
Method, Apparatus, And System For Transactional Speculation Control Instructions App 20150032998 - Rajwar; Ravi ; et al.	2015-01-29
Method And Apparatus For Store Durability And Ordering In A Persistent Memory Architecture App 20150006834 - DULLOOR; Subramanya R. ; et al.	2015-01-01
Method And Apparatus For Store Dependence Prediction App 20150006452 - KIM; Ho-Seop ; et al.	2015-01-01
Method, Apparatus, And System For Transactional Speculation Control Instructions App 20140379996 - Rajwar; Ravi ; et al.	2014-12-25
Apparatus, method, and system for implementing micro page tables Grant 8,838,935 - Hinton , et al. September 16, 2	2014-09-16
Apparatus And Method For A Multiple Page Size Translation Lookaside Buffer (tlb) App 20140189192 - Raikin; Shlomo ; et al.	2014-07-03
Memory Renaming Mechanism in Microarchitecture App 20140095814 - MARDEN; MORRIS ; et al.	2014-04-03
Physical Reference List for Tracking Physical Register Sharing App 20140095838 - KADGI; VIJAYKUMAR VIJAY ; et al.	2014-04-03
Concurrent Control For A Page Miss Handler App 20140075123 - HILDESHEIM; Gur ; et al.	2014-03-13
Method, Apparatus, And System For Speculative Abort Control Mechanisms App 20140059333 - Dixon; Martin G. ; et al.	2014-02-27
Cache memory power reduction techniques Grant 8,631,207 - Fang , et al. January 14, 2	2014-01-14
Method and Apparatus For Bus Lock Assistance App 20140006661 - Chappell; Robert S. ; et al.	2014-01-02
Systems, Apparatuses, and Methods for Implementing Temporary Escalated Privilege App 20140006739 - Dixon; Martin G. ; et al.	2014-01-02
Hybrid Cache State And Filter Tracking Of Memory Operations During A Transaction App 20140006698 - Chappell; Robert S. ; et al.	2014-01-02
Processor-based Apparatus And Method For Processing Bit Streams App 20130326201 - Gopal; Vinodh ; et al.	2013-12-05
Regulating atomic memory operations to prevent denial of service attack Grant 8,516,577 - Bair , et al. August 20, 2	2013-08-20
Apparatus, Method, And System For Implementing Micro Page Tables App 20120079232 - Hinton; Glenn ; et al.	2012-03-29
Regulating Atomic Memory Operations To Prevent Denial Of Service Attack App 20120072984 - BAIR; MICHAEL S. ; et al.	2012-03-22
Cache Memory Power Reduction Techniques App 20110161595 - Fang; Zhen ; et al.	2011-06-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.