Chao; Pane Chane

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chao; Pane Chane.The latest application filed is for "method for gallium nitride on diamond semiconductor wafer production".

Company Profile

2.14.9

Chao; Pane Chane - Nashua NH
Chao; Pane-Chane - Liverpool NY
Chao; Pane-Chane - Ithaca NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for gallium nitride on diamond semiconductor wafer production Grant 10,529,820 - Chu , et al. J	2020-01-07
Method For Gallium Nitride On Diamond Semiconductor Wafer Production App 20190043709 - Chu; Kanin ; et al.	2019-02-07
Field effect transistors with gate electrodes having Ni and Ti metal layers Grant 9,136,111 - Chu , et al. September 15, 2	2015-09-15
Asymmetrically recessed high-power and high-gain ultra-short gate HEMT device Grant 9,117,838 - Xu , et al. August 25, 2	2015-08-25
Method and design of an RF thru-via interconnect Grant 9,024,326 - Actis , et al. May 5, 2	2015-05-05
Method And Design Of An Rf Thru-via Interconnect App 20130341644 - Actis; Robert ; et al.	2013-12-26
Short Gate-length High Electron-mobility Transistors With Asymmetric Recess And Self-aligned Ohmic Electrodes App 20130295757 - Xu; Dong ; et al.	2013-11-07
Asymmetrically Recessed High-power And High-gain Ultra-short Gate Hemt Device App 20130230951 - Xu; Dong ; et al.	2013-09-05
Asymmetrically recessed high-power and high-gain ultra-short gate HEMT device Grant 8,445,941 - Xu , et al. May 21, 2	2013-05-21
Structure and method for fabrication of field effect transistor gates with or without field plates Grant 8,304,332 - Immorlica , et al. November 6, 2	2012-11-06
Structure And Method For Fabrication Of Field Effect Transistor Gates With Or Without Field Plates App 20120208359 - Immorlica; Anthony A. ; et al.	2012-08-16
Structure And Method For Fabrication Of Field Effect Transistor Gates With Or Without Field Plates App 20120205726 - Immorlica; Anthony A. ; et al.	2012-08-16
Structure and method for fabrication of field effect transistor gates with or without field plates Grant 8,003,504 - Immorlica , et al. August 23, 2	2011-08-23
Reproducible, high yield method for fabricating ultra-short T-gates on HFETs Grant 7,943,286 - Xu , et al. May 17, 2	2011-05-17
Asymmetrically recessed high-power and high-gain ultra-short gate HEMT device App 20100301395 - Xu; Dong ; et al.	2010-12-02
Structure and Method for Fabrication of Field Effect Transistor Gates With or Without Field Plates App 20100163936 - Immorlica; Anthony A. ; et al.	2010-07-01
Reproducible, high yield method for fabricating ultra-short T-gates on HFETs App 20080241757 - Xu; Dong ; et al.	2008-10-02
Fabrication of metal lines for semiconductor devices Grant 4,673,960 - Chao , et al. June 16, 1	1987-06-16
Fabrication of metal lines for semiconductor devices Grant 4,551,905 - Chao , et al. November 12, 1	1985-11-12
Fabrication of T-shaped metal lines for semiconductor devices Grant 4,536,942 - Chao , et al. August 27, 1	1985-08-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.