Chang; Wanli

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chang; Wanli.The latest application filed is for "passgate structures for use in low-voltage applications".

Company Profile

0.24.7

Chang; Wanli - Saratoga CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Passgate structures for use in low-voltage applications Grant 7,800,405 - Lee , et al. September 21, 2	2010-09-21
Phase frequency detectors generating minimum pulse widths Grant 7,633,349 - Hoang , et al. December 15, 2	2009-12-15
Techniques for compensating delays in clock signals on integrated circuits Grant 7,619,451 - Hoang , et al. November 17, 2	2009-11-17
Passgate Structures For Use In Low-voltage Applications App 20090267645 - Lee; Andy L. ; et al.	2009-10-29
Loop circuits that reduce bandwidth variations Grant 7,602,255 - Lai , et al. October 13, 2	2009-10-13
Passgate structures for use in low-voltage applications Grant 7,557,608 - Lee , et al. July 7, 2	2009-07-07
Phase Frequency Detectors Generating Minimum Pulse Widths App 20080246516 - Hoang; Tim Tri ; et al.	2008-10-09
Fuse sensing circuit Grant 7,304,527 - Guzman , et al. December 4, 2	2007-12-04
Highly configurable PLL architecture for programmable logic Grant 7,276,943 - Starr , et al. October 2, 2	2007-10-02
Passgate structures for use in low-voltage applications App 20070008000 - Lee; Andy L. ; et al.	2007-01-11
Highly configurable PLL architecture for programmable logic App 20060250168 - Starr; Gregory W. ; et al.	2006-11-09
Passage structures for use in low-voltage applications Grant 7,119,574 - Lee , et al. October 10, 2	2006-10-10
Highly configurable PLL architecture for programmable logic Grant 7,098,707 - Starr , et al. August 29, 2	2006-08-29
Analog implementation of spread spectrum frequency modulation in a programmable phase locked loop (PLL) system Grant 7,015,764 - Starr , et al. March 21, 2	2006-03-21
Highly configurable PLL architecture for programmable logic App 20050200390 - Starr, Gregory W. ; et al.	2005-09-15
Programmable loop bandwidth in phase locked loop (PLL) circuit Grant 6,856,180 - Starr , et al. February 15, 2	2005-02-15
Analog implementation of spread spectrum frequency modulation in a programmable phase locked loop (PLL) system App 20050030114 - Starr, Gregory W. ; et al.	2005-02-10
Differential interconnection circuits in programmable logic devices Grant 6,842,040 - Chang , et al. January 11, 2	2005-01-11
Testing circuit and method for phase-locked loop Grant 6,832,173 - Starr , et al. December 14, 2	2004-12-14
Variable depth and width memory device Grant RE38,651 - Sung , et al. November 9, 2	2004-11-09
Analog implementation of spread spectrum frequency modulation in a programmable phase locked loop (PLL) system Grant 6,798,302 - Starr , et al. September 28, 2	2004-09-28
Programmable current reference circuit Grant 6,744,277 - Chang , et al. June 1, 2	2004-06-01
Passgate structures for use in low-voltage applications Grant 6,661,253 - Lee , et al. December 9, 2	2003-12-09
Analog implementation of spread spectrum frequency modulation in a programmable phase locked loop (PLL) system App 20030160641 - Starr, Gregory W. ; et al.	2003-08-28
Differential interconnection circuits in programmable logic devices Grant 6,515,508 - Chang , et al. February 4, 2	2003-02-04
Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices Grant 6,128,692 - Sung , et al. October 3, 2	2000-10-03
Programmable logic array integrated circuits Grant 5,828,229 - Cliff , et al. October 27, 1	1998-10-27
Programming and verification address generation for random access memory blocks in programmable logic array integrated circuit devices Grant 5,802,540 - Sung , et al. September 1, 1	1998-09-01
Variable depth and width memory device Grant 5,717,901 - Sung , et al. February 10, 1	1998-02-10
Random access memory block circuitry for programmable logic array integrated circuit devices Grant 5,633,830 - Sung , et al. May 27, 1	1997-05-27
Apparatus for serial reading and writing of random access memory arrays Grant 5,555,214 - Sung , et al. September 10, 1	1996-09-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.