Chang; Li-Fu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chang; Li-Fu.The latest application filed is for "design for manufacturability (dfm) cells in extreme ultra violet (euv) technology".

Company Profile

1.8.7

Chang; Li-Fu - San Diego CA
Chang; Li-Fu - Kaohsiung TW
Chang; Li-Fu - Kaohsiung City TW
Chang; Li-Fu - Santa Clara CA
Chang; Li-Fu - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Manufacturability (DFM) cells in extreme ultra violet (EUV) technology Grant 10,790,272 - Sobti , et al. September 29, 2	2020-09-29
Design For Manufacturability (dfm) Cells In Extreme Ultra Violet (euv) Technology App 20190043850 - SOBTI; Harmeet ; et al.	2019-02-07
Method for inhibiting blood vessel stenosis Grant 8,283,377 - Lin , et al. October 9, 2	2012-10-09
Method For Inhibiting Blood Vessel Stenosis App 20120208875 - LIN; Shinn-Zong ; et al.	2012-08-16
Timing, noise, and power analysis of integrated circuits Grant 8,225,248 - Chen , et al. July 17, 2	2012-07-17
Modeling device variations in integrated circuit design Grant 7,673,260 - Chen , et al. March 2, 2	2010-03-02
Delta information design closure integrated circuit fabrication Grant 7,360,191 - Chang , et al. April 15, 2	2008-04-15
Delta-geometry timing prediction in integrated circuit fabrication Grant 7,216,320 - Chang , et al. May 8, 2	2007-05-08
Modeling device variations in integrated circuit design App 20070099314 - Chen; Haizhou ; et al.	2007-05-03
Timing, noise, and power analysis of integrated circuits App 20070094623 - Chen; Haizhou ; et al.	2007-04-26
Delta-geometry timing prediction in integrated circuit fabrication App 20050172251 - Chang, Li-Fu ; et al.	2005-08-04
Delta information design closure in integrated circuit fabrication App 20050108666 - Chang, Li-Fu ; et al.	2005-05-19
Method and system for extraction of parasitic interconnect impedance including inductance Grant 6,643,831 - Chang , et al. November 4, 2	2003-11-04
Method and system for extraction of parasitic interconnect impedance including inductance App 20020104063 - Chang, Keh-Jeng ; et al.	2002-08-01
Method and system for extraction of parasitic interconnect impedance including inductance Grant 6,381,730 - Chang , et al. April 30, 2	2002-04-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.