loadpatents
name:-0.0042951107025146
name:-0.0052058696746826
name:-0.001507043838501
CHAN; Yi-Ling Patent Filings

CHAN; Yi-Ling

Patent Applications and Registrations

Patent applications and USPTO patent grants for CHAN; Yi-Ling.The latest application filed is for "necked finfet device".

Company Profile
0.6.6
  • CHAN; Yi-Ling - Miaoli TW
  • Chan, Yi-Ling - Mianoli TW
  • Chan; Yi-Ling - Meo-Li TW
  • Chan; Yi-Ling - Junan Jen Misoli TW
  • Chan; Yi-Ling - Miao-Li TW
  • Chan, Yi-Ling - Junan Jen TW
  • Chan, Yi-Ling - Junan Jen Miaoli TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Necked Finfet device
App 20070063261 - CHEN; Haur-Ywh ;   et al.
2007-03-22
Method of fabricating a necked FINFET device
Grant 7,122,412 - Chen , et al. October 17, 2
2006-10-17
Method of fabricating a necked finfet device
App 20050253193 - Chen, Haur-Ywh ;   et al.
2005-11-17
Bonded SOI wafer with <100> device layer and <110> substrate for performance improvement
App 20040266128 - Chen, Haur-Ywh ;   et al.
2004-12-30
Electrostatic discharge device protection structure
Grant 6,800,516 - Chan , et al. October 5, 2
2004-10-05
Bonded SOI wafer with <100> device layer and <110> substrate for performance improvement
Grant 6,784,071 - Chen , et al. August 31, 2
2004-08-31
BONDED SOI WAFER WITH <100> DEVICE LAYER AND <110> SUBSTRATE FOR PERFORMANCE IMPROVEMENT
App 20040151917 - Chen, Haur-Ywh ;   et al.
2004-08-05
High performance PD SOI tunneling-biased MOSFET
Grant 6,674,130 - Yang , et al. January 6, 2
2004-01-06
Damascene gate electrode method for fabricating field effect transistor (FET) device with ion implanted lightly doped extension regions
Grant 6,673,683 - Sheu , et al. January 6, 2
2004-01-06
SOI MOSFET with compact body-tied-source structure
App 20030222308 - Su, Ke-Wei ;   et al.
2003-12-04
High performance PD SOI tunneling-biased mosfet
App 20030122214 - Yang, Kuo-Nan ;   et al.
2003-07-03
High performance PD SOI tunneling-biased MOSFET
Grant 6,518,105 - Yang , et al. February 11, 2
2003-02-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed