Chan; Shufan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chan; Shufan.The latest application filed is for "constant-on-time pulse generator circuit for a dc-dc converter".

Company Profile

1.8.8

Chan; Shufan - Milpitas CA
Chan; Shufan - Anaheim Hills CA
Chan; Shufan - Costa Mesa CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Constant-on-time pulse generator circuit for a DC-DC converter Grant 10,630,275 - Chan	2020-04-21
Constant-on-time Pulse Generator Circuit For A Dc-dc Converter App 20190267981 - Chan; Shufan	2019-08-29
System and method for power management Grant 10,340,689 - Chan , et al.	2019-07-02
System and method for generating a ripple voltage for a ripple based constant-on-time DC-DC converter Grant 10,218,274 - Chan Feb	2019-02-26
System And Method For Power Management App 20180115157 - Chan; Shufan ; et al.	2018-04-26
DC offset correction for inductor current ripple based, constant-on-time DC-DC converters Grant 9,941,792 - Jing , et al. April 10, 2	2018-04-10
Reduction of frequency variation for ripple based, constant-on-time DC-DC converters Grant 9,866,115 - Jing , et al. January 9, 2	2018-01-09
Reduction Of Frequency Variation For Ripple Based, Constant-on-time Dc-dc Converters App 20170288537 - Jing; Yue ; et al.	2017-10-05
Dc Offset Correction For Inductor Current Ripple Based, Constant-on-time Dc-dc Converters App 20170288543 - Jing; Yue ; et al.	2017-10-05
Temperature-stable oscillator circuit having frequency-to-current feedback Grant 8,212,599 - Bhuiyan , et al. July 3, 2	2012-07-03
Temperature-stable Oscillator Circuit Having Frequency-to-current Feedback App 20110156760 - Bhuiyan; Ekram H. ; et al.	2011-06-30
Hierarchical analog layout synthesis and optimization for integrated circuits Grant 7,823,116 - Chan October 26, 2	2010-10-26
Interactive Hierarchical Analog Layout Synthesis For Integrated Circuits App 20090300570 - Chan; Shufan	2009-12-03
Hierarchical Analog Layout Synthesis And Optimization For Integrated Circuits App 20080016476 - Chan; Shufan	2008-01-17
Hierarchical Analog Layout Synthesis And Optimization For Integrated Circuits App 20080016483 - Chan; Shufan	2008-01-17
Low voltage dropout circuit with compensating capacitance circuitry Grant 5,563,501 - Chan October 8, 1	1996-10-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.