loadpatents
name:-0.007889986038208
name:-0.036940097808838
name:-0.0011038780212402
Chan; Andrew K. Patent Filings

Chan; Andrew K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chan; Andrew K..The latest application filed is for "deinterlacer using both low angle and high angle spatial interpolation".

Company Profile
0.33.7
  • Chan; Andrew K. - Palo Alto CA
  • CHAN, ANDREW K. - COLLEGE STATION TX
  • Chan; Andrew K. - Milpitas CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Deinterlacer using low angle or high angle spatial interpolation
Grant 7,830,449 - Zhou , et al. November 9, 2
2010-11-09
Display processor integrated circuit with on-chip programmable logic for implementing custom enhancement functions
Grant 7,782,398 - Chan , et al. August 24, 2
2010-08-24
ASIC having dense mask-programmable portion and related system development method
Grant 7,346,876 - Chan , et al. March 18, 2
2008-03-18
Deinterlacer using both low angle and high angle spatial interpolation
App 20070177056 - Zhou; Qinggang ;   et al.
2007-08-02
Deinterlacer using block-based motion detection
Grant 7,218,355 - Zhou , et al. May 15, 2
2007-05-15
Deinterlacer using both low angle and high angle spatial interpolation
Grant 7,202,908 - Zhou , et al. April 10, 2
2007-04-10
ASIC having dense mask-programmable portion and related system development method
App 20050041149 - Chan, Andrew K. ;   et al.
2005-02-24
Deinterlacer using block-based motion detection
App 20040160526 - Zhou, Qinggang ;   et al.
2004-08-19
Deinterlacer using both low angle and high angle spatial interpolation
App 20040160528 - Zhou, Qinggang ;   et al.
2004-08-19
Display processor integrated circuit with on-chip programmable logic for implementing custom enhancement functions
App 20040041918 - Chan, Thomas M. ;   et al.
2004-03-04
Programmable antifuse interfacing a programmable logic and a dedicated device
Grant 6,552,410 - Eaton , et al. April 22, 2
2003-04-22
Serializer/deserializer Embedded In A Programmable Device
App 20030039168 - Chan, Andrew K. ;   et al.
2003-02-27
Programmable device with an embedded portion for receiving a standard circuit design
Grant 6,519,753 - Ang , et al. February 11, 2
2003-02-11
Architecture for field programmable gate array
Grant 6,426,649 - Fu , et al. July 30, 2
2002-07-30
Fiber Optic Rail Monitoring Apparatus And Method
App 20010045495 - OLSON, LESLIE E. ;   et al.
2001-11-29
Method for fabrication of programmable interconnect structure
Grant 6,150,199 - Whitten , et al. November 21, 2
2000-11-21
Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures
Grant 6,130,554 - Kolze , et al. October 10, 2
2000-10-10
Precharge circuitry in RAM circuit
Grant 6,097,651 - Chan , et al. August 1, 2
2000-08-01
Power-up circuit for field programmable gate arrays
Grant 5,828,538 - Apland , et al. October 27, 1
1998-10-27
Programmable application specific integrated circuit and logic cell therefor
Grant 5,726,586 - Chan , et al. March 10, 1
1998-03-10
Reducing programming time of a field programmable gate array employing antifuses
Grant 5,661,412 - Chawla , et al. August 26, 1
1997-08-26
Electrically programmable interconnect structure having a PECVD amorphous silicon element
Grant 5,502,315 - Chua , et al. March 26, 1
1996-03-26
Programming of antifuses
Grant 5,471,154 - Gordon , et al. November 28, 1
1995-11-28
Programmable application specific integrated circuit and logic cell therefor
Grant 5,416,367 - Chan , et al. May 16, 1
1995-05-16
Programming of antifuses
Grant 5,397,939 - Gordon , et al. March 14, 1
1995-03-14
Programmable application specific integrated circuit and logic cell therefor
Grant 5,396,127 - Chan , et al. March 7, 1
1995-03-07
Programming of antifuses
Grant 5,302,546 - Gordon , et al. April 12, 1
1994-04-12
Programmable application specific integrated circuit and logic cell therefor
Grant 5,280,202 - Chan , et al. * January 18, 1
1994-01-18
Spline-wavelet signal analyzers and methods for processing signals
Grant 5,262,958 - Chui , et al. November 16, 1
1993-11-16
Programming of antifuses
Grant 5,243,226 - Chan September 7, 1
1993-09-07
Programmable application specific integrated circuit and logic cell therefor
Grant 5,220,213 - Chan , et al. June 15, 1
1993-06-15
Programmable application specific integrated circuit and logic cell therefor
Grant 5,122,685 - Chan , et al. June 16, 1
1992-06-16
Self-latching logic gate for use in programmable logic array circuits
Grant 5,079,450 - Win , et al. January 7, 1
1992-01-07
Address transition detector for programmable logic array
Grant 5,057,712 - Trinh , et al. October 15, 1
1991-10-15
Voltage supply circuit for programming circuits of programmable logic arrays
Grant 5,021,680 - Zaw Win , et al. June 4, 1
1991-06-04
Polarity option control logic for use with a register of a programmable logic array macrocell
Grant 4,914,322 - Win , et al. April 3, 1
1990-04-03
Programmable array logic cell
Grant 4,789,951 - Birkner , et al. December 6, 1
1988-12-06
Short detector for fusible link array using a pair of parallel connected reference fusible links
Grant 4,670,708 - Bosnyak , et al. * June 2, 1
1987-06-02
Short detector for fusible link array using single reference fuse
Grant 4,638,243 - Chan January 20, 1
1987-01-20
Programmable array logic circuit with testing and verification circuitry
Grant 4,625,311 - Fitzpatrick , et al. November 25, 1
1986-11-25
Company Registrations
SEC0001569877Chan Andrew K

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed