Chakrabarti; Prabhansu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chakrabarti; Prabhansu.The latest application filed is for "voltage regulator attach for high current chip applications".

Company Profile

0.10.9

Chakrabarti; Prabhansu - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Voltage regulator attach for high current chip applications Grant 8,018,738 - Doblar , et al. September 13, 2	2011-09-13
Voltage Regulator Attach For High Current Chip Applications App 20090296360 - Doblar; Drew G. ; et al.	2009-12-03
Tuning a test trace configured for capacitive coupling to signal traces Grant 7,394,260 - Wang , et al. July 1, 2	2008-07-01
Tuning a test trace configured for capacitive coupling to signal traces App 20070273386 - Wang; Margaret H. ; et al.	2007-11-29
Automated calibration of I/O over a multi-variable eye window Grant 7,296,104 - Smith , et al. November 13, 2	2007-11-13
Remote DC-DC converter for high current, low voltage applications Grant 7,292,020 - Smith , et al. November 6, 2	2007-11-06
Automated calibration of I/O over a multi-variable eye window App 20060009931 - Smith; Brian L. ; et al.	2006-01-12
Source synchronous link integrity validation Grant 6,965,648 - Smith , et al. November 15, 2	2005-11-15
Automated calibration of I/O over a multi-variable eye window Grant 6,944,692 - Smith , et al. September 13, 2	2005-09-13
Source synchronous receiver link initialization and input floating control by clock detection and DLL lock detection Grant 6,937,680 - Fong , et al. August 30, 2	2005-08-30
Method and apparatus for ensuring receiver lock App 20040136462 - Chen, Albert ; et al.	2004-07-15
Method and apparatus for detecting valid clock signals at a clock receiver circuit Grant 6,737,892 - Jong , et al. May 18, 2	2004-05-18
Automated calibration of I/O over a multi-variable eye window App 20030051086 - Smith, Brian L. ; et al.	2003-03-13
Apparatus For On-chip Reference Voltage Generator For Receivers In High Speed Single-ended Data Link App 20030034829 - Wu, Chung-Hsiao R. ; et al.	2003-02-20
Method and circuitry for a pre-emphasis scheme for single-ended center taped terminated high speed digital signaling Grant 6,518,792 - Jong , et al. February 11, 2	2003-02-11
Method And Circuitry For A Pre-emphasis Scheme For Single-ended Center Taped Terminated High Speed Digital Signaling App 20020186056 - Jong, Jyh-Ming ; et al.	2002-12-12
Source synchronous receiver link initialization and input floating control by clock detection and DLL lock detection App 20020154718 - Fong, Wai ; et al.	2002-10-24
Method and apparatus for detecting valid clock signals at a clock receiver circuit App 20020078392 - Jong, Jyh-Ming ; et al.	2002-06-20
Apparatus to decouple core circuits power supply from input-output circuits power supply in a semiconductor device package Grant 5,672,911 - Patil , et al. September 30, 1	1997-09-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.