Chaiken; Alan I.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Chaiken; Alan I..The latest application filed is for "cmos dc offset correction circuit with programmable high-pass transfer function".
- Chaiken; Alan I. - Chandler AZ
| Patent | Date |
|---|---|
| High-speed low-capacitive load common mode feedback Grant 6,853,510 - Chaiken , et al. February 8, 2 | 2005-02-08 |
| High-speed CMOS buffer circuit with programmable quadratic transfer function Grant 6,510,012 - Chaiken , et al. January 21, 2 | 2003-01-21 |
| CMOS DC offset correction circuit with programmable high-pass transfer function App 20020122265 - Chambers, Mark J. ; et al. | 2002-09-05 |
| High-speed low-capacitive load common mode feedback App 20020054445 - Chaiken, Alan I. ; et al. | 2002-05-09 |
| dB linear variable gain amplifier App 20020048109 - Chaiken, Alan I. ; et al. | 2002-04-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 