Chacin; Juan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Chacin; Juan.The latest application filed is for "batch wafer degas chamber and integration into factory interface and vacuum-based mainframe".

Company Profile

0.9.10

Chacin; Juan - Kailua-Kona HI
Chacin; Juan - Palo Alto CA
Chacin; Juan - San Jose CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Batch Wafer Degas Chamber And Integration Into Factory Interface And Vacuum-based Mainframe App 20210398824 - Hruzek; Dean C. ; et al.	2021-12-23
Wafer processing hardware for epitaxial deposition with reduced auto-doping and backside defects Grant 8,852,349 - Chacin , et al. October 7, 2	2014-10-07
Method and apparatus for improved laser scribing of opto-electric devices Grant 8,735,772 - Chacin , et al. May 27, 2	2014-05-27
Sidewall Texturing Of Light Emitting Diode Structures App 20130234149 - HALDERMAN; JONATHAN D. ; et al.	2013-09-12
Apparatus temperature control and pattern compensation Grant 8,372,203 - Chacin , et al. February 12, 2	2013-02-12
Method And Apparatus For Improved Laser Scribing Of Opto-electric Devices App 20120211477 - Chacin; Juan ; et al.	2012-08-23
Method And Apparatus For Improved Singulation Of Light Emitting Devices App 20120175652 - Chyr; Irving ; et al.	2012-07-12
Edge temperature compensation in thermal processing particularly useful for SOI wafers Grant 7,700,376 - Chacin , et al. April 20, 2	2010-04-20
Film formation apparatus and methods including temperature and emissivity/pattern compensation Grant 7,691,204 - Chacin , et al. April 6, 2	2010-04-06
Wafer processing hardware for epitaxial deposition with reduced auto-doping and backside defects App 20080069951 - Chacin; Juan ; et al.	2008-03-20
Film formation apparatus and methods including temperature and emissivity/pattern compensation App 20070077355 - Chacin; Juan ; et al.	2007-04-05
Apparatus temperature control and pattern compensation App 20070074665 - Chacin; Juan ; et al.	2007-04-05
Edge temperature compensation in thermal processing particularly useful for SOI wafers App 20060228818 - Chacin; Juan ; et al.	2006-10-12
Method and apparatus for planarization of a material by growing a sacrificial film with customized thickness profile Grant 6,916,744 - Achutharaman , et al. July 12, 2	2005-07-12
Method and apparatus for planarization of a material by growing a sacrificial film with customized thickness profile App 20040121598 - Achutharaman, Vedapuram S. ; et al.	2004-06-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.