CHABA; Ritu
Patent Applications and Registrations
Patent applications and USPTO patent grants for CHABA; Ritu.The latest application filed is for "sram with burst mode operation".
Company Profile
3.23.22
- CHABA; Ritu - San Diego CA
- Chaba; Ritu - Bangalore IN
Patent Activity
| Patent | Date |
|---|---|
| Sram With Burst Mode Operation App 20210134358 - JUNG; Changho ; et al. | 2021-05-06 |
| SRAM with burst mode operation Grant 10,923,185 - Jung , et al. February 16, 2 | 2021-02-16 |
| Sram With Burst Mode Operation App 20200388328 - Jung; Changho ; et al. | 2020-12-10 |
| Memory hold margin characterization and correction circuit Grant 10,622,044 - Duggal , et al. | 2020-04-14 |
| Intelligent bit line precharge for improved dynamic power Grant 10,290,345 - Pallerla , et al. | 2019-05-14 |
| Memory Hold Margin Characterization And Correction Circuit App 20190096460 - DUGGAL; Bipin ; et al. | 2019-03-28 |
| Dual sensing current latched sense amplifier Grant 10,242,720 - Chen , et al. | 2019-03-26 |
| Metal Layers For A Three-port Bit Cell App 20190035796 - Mojumder; Niladri Narayan ; et al. | 2019-01-31 |
| Metal layers for a three-port bit cell Grant 10,141,317 - Mojumder , et al. Nov | 2018-11-27 |
| Reducing leakage current in a memory device Grant 9,916,904 - Chen , et al. March 13, 2 | 2018-03-13 |
| Intelligent Bit Line Precharge For Improved Dynamic Power App 20170278565 - Pallerla; Arun Babu ; et al. | 2017-09-28 |
| Metal Layers For A Three-port Bit Cell App 20170062439 - Mojumder; Niladri Narayan ; et al. | 2017-03-02 |
| Metal layers for a three-port bit cell Grant 9,524,972 - Mojumder , et al. December 20, 2 | 2016-12-20 |
| Intelligent bit line precharge for improved dynamic power Grant 9,514,805 - Pallerla , et al. December 6, 2 | 2016-12-06 |
| Metal Layers For A Three-port Bit Cell App 20160240539 - Mojumder; Niladri Narayan ; et al. | 2016-08-18 |
| Word line and bit line tracking across diverse power domains Grant 9,418,716 - Pallerla , et al. August 16, 2 | 2016-08-16 |
| Tracking Scheme For Floating Bitline Precharge App 20150357013 - PARK; Alex Dongkyu ; et al. | 2015-12-10 |
| Reconfigurable memory interface circuit to support a built-in memory scan chain Grant 9,188,642 - Gulati , et al. November 17, 2 | 2015-11-17 |
| Memory timing circuit Grant 9,111,589 - Sinha , et al. August 18, 2 | 2015-08-18 |
| Weak keeper circuit for memory device Grant 9,082,465 - Ganesan , et al. July 14, 2 | 2015-07-14 |
| Read/write assist for memories Grant 9,030,863 - Gulati , et al. May 12, 2 | 2015-05-12 |
| Read/write Assist For Memories App 20150085568 - GULATI; Chirag ; et al. | 2015-03-26 |
| Memory Timing Circuit App 20150063046 - SINHA; Rakesh Kumar ; et al. | 2015-03-05 |
| Memory Access Time Tracking In Dual-rail Systems App 20150067290 - CHABA; Ritu ; et al. | 2015-03-05 |
| Reconfigurable Memory Interface Circuit To Support A Built-in Memory Scan Chain App 20150058686 - GULATI; Chirag ; et al. | 2015-02-26 |
| Memory with multiple word line design Grant 8,929,153 - Gulati , et al. January 6, 2 | 2015-01-06 |
| Weak Keeper Circuit For Memory Device App 20140226418 - Ganesan; Balachander ; et al. | 2014-08-14 |
| Sense amplifier with selectively powered inverter Grant 8,760,953 - Chen , et al. June 24, 2 | 2014-06-24 |
| Memory read stability using selective precharge Grant 8,223,567 - Abu Rahma , et al. July 17, 2 | 2012-07-17 |
| System and method of providing power using switching circuits Grant 8,183,713 - Rao , et al. May 22, 2 | 2012-05-22 |
| Sense Amplifier with Selectively Powered Inverter App 20120082174 - Chen; Nan ; et al. | 2012-04-05 |
| Dual Sensing Current Latched Sense Amplifier App 20110235449 - Chen; Nan ; et al. | 2011-09-29 |
| Voltage level shifting circuit and method Grant 7,884,645 - Chen , et al. February 8, 2 | 2011-02-08 |
| Read assist for memory circuits with different precharge voltage levels for bit line pair Grant 7,881,137 - Chen , et al. February 1, 2 | 2011-02-01 |
| Reducing Leakage Current in a Memory Device App 20100195366 - Chen; Nan ; et al. | 2010-08-05 |
| CMOS level shifter circuit design Grant 7,710,183 - Chaba , et al. May 4, 2 | 2010-05-04 |
| Read Assist for Memory Circuits App 20100103755 - Chen; Nan ; et al. | 2010-04-29 |
| CMOS Level Shifter Circuit Design App 20100052763 - Chaba; Ritu ; et al. | 2010-03-04 |
| Systems and Methods for Handling Negative Bias Temperature Instability Stress in Memory Bitcells App 20100046276 - Chen; Nan ; et al. | 2010-02-25 |
| Level Shifting Circuit and Method App 20090195268 - Chen; Nan ; et al. | 2009-08-06 |
| System and Method of Providing Power Using Switching Circuits App 20090160253 - Rao; Hari ; et al. | 2009-06-25 |
| Memory Read Stability Using Selective Precharge App 20090154274 - Abu-Rahma; Mohamed R. ; et al. | 2009-06-18 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 