loadpatents
Patent applications and USPTO patent grants for Cerafogli; Chiara.The latest application filed is for "hybrid routine for a memory device".
Patent | Date |
---|---|
Hybrid Routine For A Memory Device App 20220277796 - Hansen; Shannon Marissa ;   et al. | 2022-09-01 |
Memory device including circuitry under bond pads Grant 11,424,169 - Cerafogli , et al. August 23, 2 | 2022-08-23 |
Hybrid routine for a memory device Grant 11,355,200 - Hansen , et al. June 7, 2 | 2022-06-07 |
Erase Operations App 20220130476 - Rori; Fulvio ;   et al. | 2022-04-28 |
Method And Apparatus For On-chip Stress Detection App 20220084896 - Marr; Kenneth William ;   et al. | 2022-03-17 |
Hybrid Routine For A Memory Device App 20220059173 - Hansen; Shannon Marissa ;   et al. | 2022-02-24 |
Method and apparatus for on-chip stress detection Grant 11,189,536 - Marr , et al. November 30, 2 | 2021-11-30 |
Memory device and method of performing erase and erase verify operations Grant 11,170,860 - Rori , et al. November 9, 2 | 2021-11-09 |
Nand Temperature-aware Operations App 20210342100 - Cerafogli; Chiara ;   et al. | 2021-11-04 |
Selective bad block untag and bad block reuse Grant 11,132,247 - Rori , et al. September 28, 2 | 2021-09-28 |
NAND temperature-aware operations Grant 11,061,606 - Cerafogli , et al. July 13, 2 | 2021-07-13 |
Programmable Peak Power Management App 20210124511 - Cariello; Giuseppe ;   et al. | 2021-04-29 |
Memory Device Including Circuitry Under Bond Pads App 20210043525 - Cerafogli; Chiara ;   et al. | 2021-02-11 |
Programmable peak power management Grant 10,884,638 - Cariello , et al. January 5, 2 | 2021-01-05 |
Programmable Peak Power Management App 20200409577 - Cariello; Giuseppe ;   et al. | 2020-12-31 |
Method And Apparatus For On-chip Stress Detection App 20200211914 - Marr; Kenneth William ;   et al. | 2020-07-02 |
Accelerated Memory Device Trim Initialization App 20200210105 - Rori; Fulvio ;   et al. | 2020-07-02 |
Erase Operations App 20200176067 - Rori; Fulvio ;   et al. | 2020-06-04 |
Semiconductor memory device and erase method including changing erase pulse magnitude for a memory array Grant 10,580,506 - Rori , et al. | 2020-03-03 |
Selective Bad Block Untag And Bad Block Reuse App 20200034223 - Rori; Fulvio ;   et al. | 2020-01-30 |
Nand Temperature-aware Operations App 20200004458 - Cerafogli; Chiara ;   et al. | 2020-01-02 |
Erase Operations App 20190180832 - Rori; Fulvio ;   et al. | 2019-06-13 |
Apparatuses and methods of reprogramming memory cells Grant 8,953,379 - Cerafogli , et al. February 10, 2 | 2015-02-10 |
Apparatuses And Methods Of Reprogramming Memory Cells App 20140126295 - Cerafogli; Chiara ;   et al. | 2014-05-08 |
Apparatuses and methods of reprogramming memory cells Grant 8,593,873 - Cerafogli , et al. November 26, 2 | 2013-11-26 |
Apparatuses And Methods Of Reprogramming Memory Cells App 20130051149 - Cerafogli; Chiara ;   et al. | 2013-02-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.