Caywood; John M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Caywood; John M..The latest application filed is for "method and apparatus for injecting charge onto the floating gate of a nonvolatile memory cell".

Company Profile

0.13.4

Caywood; John M. - Sunnyvale CA
Caywood; John M. - San Jose CA
Caywood, John M. - Sunnyyale CA
Caywood; John M. - Dallas TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for determining fault sources for device failures Grant 6,920,596 - Sagatelian , et al. July 19, 2	2005-07-19
Method and apparatus for injecting charge onto the floating gate of a nonvolatile memory cell App 20040021170 - Caywood, John M.	2004-02-05
Method and apparatus for determining fault sources for device failures App 20030140294 - Sagatelian, Arman ; et al.	2003-07-24
Low voltage single supply CMOS electrically erasable read-only memory Grant 6,574,140 - Caywood June 3, 2	2003-06-03
Method and apparatus for injecting charge onto the floating gate of a nonvolatile memory cell Grant 6,534,816 - Caywood March 18, 2	2003-03-18
Low voltage single supply cmos electrically erasable read-only memory App 20020191439 - Caywood, John M.	2002-12-19
Method and apparatus for injecting charge onto the floating gate of a nonvolatile memory cell Grant 6,479,863 - Caywood November 12, 2	2002-11-12
Method and apparatus for injecting charge onto the floating gate of a nonvolatile memory cell Grant 6,384,451 - Caywood May 7, 2	2002-05-07
Method and apparatus for injecting charge onto the floating gate of a nonvolatile memory cell App 20010019151 - Caywood, John M.	2001-09-06
Low voltage single CMOS electrically erasable read-only memory Grant 6,201,732 - Caywood March 13, 2	2001-03-13
Low voltage single CMOS electrically erasable read-only memory Grant 5,986,931 - Caywood November 16, 1	1999-11-16
Low voltage single supply CMOS electrically erasable read-only memory Grant 5,790,455 - Caywood August 4, 1	1998-08-04
General purpose, non-volatile reprogrammable switch Grant 5,764,096 - Lipp , et al. June 9, 1	1998-06-09
Automatic failure analysis system Grant 5,475,695 - Caywood , et al. December 12, 1	1995-12-12
Low power random access memory with self-refreshing cells Grant 4,122,550 - Caywood October 24, 1	1978-10-24
Read only memory utilizing charge coupled device structures Grant 4,072,977 - Bate , et al. February 7, 1	1978-02-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.