Case; Colyn S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Case; Colyn S..The latest application filed is for "pcie clock rate stepping for graphics and platform processors".

Company Profile

0.16.4

Case; Colyn S. - Hyde Park VT
Case; Colyn S. - Grass Valley CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
PCIE clock rate stepping for graphics and platform processors Grant 9,262,837 - Tamasi , et al. February 16, 2	2016-02-16
Pcie Clock Rate Stepping For Graphics And Platform Processors App 20150199822 - Tamasi; Anthony Michael ; et al.	2015-07-16
Memory interface with dynamic selection among mirrored storage locations Grant 8,161,252 - Case , et al. April 17, 2	2012-04-17
Raster operations unit with interleaving of read and write requests using PCI express Grant 8,035,647 - Bittel , et al. October 11, 2	2011-10-11
Memory management for virtual address space with translation units of variable range size Grant 7,797,510 - Case , et al. September 14, 2	2010-09-14
Asymmetrical bus for bus link width optimization of a graphics system Grant 7,788,439 - Tsu , et al. August 31, 2	2010-08-31
Page stream sorter for poor locality access patterns Grant 7,664,905 - Jarosh , et al. February 16, 2	2010-02-16
Control device for data stream optimizations in a link interface Grant 7,624,221 - Case November 24, 2	2009-11-24
Virtual address translation system with caching of variable-range translation clusters Grant 7,562,205 - Case , et al. July 14, 2	2009-07-14
Packet combiner for a packetized bus with dynamic holdoff time Grant 7,526,593 - Mandal , et al. April 28, 2	2009-04-28
Asymmetrical bus Grant 7,469,311 - Tsu , et al. December 23, 2	2008-12-23
Shared cache with client-specific replacement policy Grant 7,415,575 - Tong , et al. August 19, 2	2008-08-19
Memory management for virtual address space with translation units of variable range size Grant 7,386,697 - Case , et al. June 10, 2	2008-06-10
Page stream sorter for poor locality access patterns App 20080109613 - Jarosh; David A. ; et al.	2008-05-08
Multi-client virtual address translation system with translation units of variable-range size Grant 7,334,108 - Case , et al. February 19, 2	2008-02-19
Dedicated Mechanism For Page Mapping In A Gpu App 20080028181 - Tong; Peter C. ; et al.	2008-01-31
In-memory table structure for virtual address translation system with translation units of variable range size Grant 7,296,139 - Case , et al. November 13, 2	2007-11-13
Virtual address translation system with caching of variable-range translation clusters Grant 7,278,008 - Case , et al. October 2, 2	2007-10-02
Packet Combiner for a Packetized Bus with Dynamic Holdoff time App 20070079044 - Mandal; Manas ; et al.	2007-04-05
Data prefetcher with predictor capabilities Grant 6,820,173 - Bittel , et al. November 16, 2	2004-11-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.