loadpatents
name:-0.011775016784668
name:-0.020370006561279
name:-0.0017690658569336
Carretero Casado; Javier Patent Filings

Carretero Casado; Javier

Patent Applications and Registrations

Patent applications and USPTO patent grants for Carretero Casado; Javier.The latest application filed is for "disabling cache portions during low voltage operations".

Company Profile
1.11.13
  • Carretero Casado; Javier - Barcelona ES
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Disabling cache portions during low voltage operations
Grant 10,528,473 - Wilkerson , et al. J
2020-01-07
Exploiting frame to frame coherency in a sort-middle architecture
Grant 9,940,686 - Fernandez , et al. April 10, 2
2018-04-10
Exploiting frame to frame coherency in a sort-middle architecture
Grant 9,922,393 - Fernandez , et al. March 20, 2
2018-03-20
Disabling Cache Portions During Low Voltage Operations
App 20180060239 - WILKERSON; CHRISTOPHER ;   et al.
2018-03-01
Exploiting frame to frame coherency in a sort-middle architecture
Grant 9,904,977 - Fernandez , et al. February 27, 2
2018-02-27
Traffic Control On An On-chip Network
App 20170201459 - MONCHIERO; MATTEO ;   et al.
2017-07-13
Register Error Protection Through Binary Translation
App 20160342495 - VERA; XAVIER ;   et al.
2016-11-24
Exploiting Frame to Frame Coherency in a Sort-Middle Architecture
App 20160328820 - Fernandez; Juan ;   et al.
2016-11-10
Image signal processor with a block checking circuit
Grant 9,374,542 - Stavrou , et al. June 21, 2
2016-06-21
Fault-aware mapping for shared last level cache (LLC)
Grant 9,286,172 - Ramirez , et al. March 15, 2
2016-03-15
Exploiting Frame to Frame Coherency in a Sort-Middle Architecture
App 20160027144 - Fernandez; Juan ;   et al.
2016-01-28
Exploiting Frame to Frame Coherency in a Sort-Middle Architecture
App 20150332429 - Fernandez; Juan ;   et al.
2015-11-19
Increased error correction for cache memories through adaptive replacement policies
Grant 9,176,895 - Vera , et al. November 3, 2
2015-11-03
Image Signal Processor With A Block Checking Circuit
App 20150281602 - STAVROU; KYRIAKOS ;   et al.
2015-10-01
Content-aware caches for reliability
Grant 9,112,537 - Ramirez , et al. August 18, 2
2015-08-18
Banking of reliability metrics
Grant 9,043,659 - Herrero Abellanas , et al. May 26, 2
2015-05-26
Increased Error Correction For Cache Memories Through Adaptive Replacement Policies
App 20140281261 - Vera; Xavier ;   et al.
2014-09-18
Banking Of Reliability Metrics
App 20140189439 - Herrero Abellanas; Enric ;   et al.
2014-07-03
Fault-aware Mapping For Shared Last Level Cache (llc)
App 20140006849 - Ramirez; Tanausu ;   et al.
2014-01-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed