Carmichael; Carl H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Carmichael; Carl H..The latest application filed is for "single event upset mitigation".

Company Profile

0.16.0

Carmichael; Carl H. - San Jose CA
Carmichael; Carl H. - Campbell CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Single event upset mitigation Grant 7,990,173 - Tseng , et al. August 2, 2	2011-08-02
Implementing a user design in a programmable logic device with single event upset mitigation Grant 7,650,585 - Miller , et al. January 19, 2	2010-01-19
Method and apparatus for configuring an integrated circuit Grant 7,626,415 - Tseng , et al. December 1, 2	2009-12-01
Techniques for mitigating, detecting, and correcting single event upset effects Grant 7,620,883 - Carmichael , et al. November 17, 2	2009-11-17
Method and apparatus for configuring an integrated circuit Grant 7,589,558 - Tseng , et al. September 15, 2	2009-09-15
Method and apparatus for mitigating one or more event upsets Grant 7,576,557 - Tseng , et al. August 18, 2	2009-08-18
Techniques for mitigating, detecting, and correcting single event upset effects in systems using SRAM-based field programmable gate arrays Grant 7,512,871 - Carmichael , et al. March 31, 2	2009-03-31
Single event upset in SRAM cells in FPGAs with high resistivity gate structures Grant 7,452,765 - Voogel , et al. November 18, 2	2008-11-18
Techniques for mitigating, detecting, and correcting single event upset effects in systems using SRAM-based field programmable gate arrays Grant 7,383,479 - Carmichael , et al. June 3, 2	2008-06-03
Techniques for mitigating, detecting, and correcting single event upset effects in systems using SRAM-based field programmable gate arrays Grant 7,310,759 - Carmichael , et al. December 18, 2	2007-12-18
Methods of estimating susceptibility to single event upsets for a design implemented in an FPGA Grant 7,249,010 - Sundararajan , et al. July 24, 2	2007-07-24
Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays Grant 7,036,059 - Carmichael , et al. April 25, 2	2006-04-25
Single event upset in SRAM cells in FPGAs with high resistivity gate structures Grant 6,982,451 - Voogel , et al. January 3, 2	2006-01-03
Embedding firmware for a microprocessor with configuration data for a field programmable gate array Grant 6,560,665 - Resler , et al. May 6, 2	2003-05-06
System and method for reading data from a programmable logic device Grant 6,425,077 - Le , et al. July 23, 2	2002-07-23
Method for reconfiguring a field programmable gate array from a host Grant 6,308,311 - Carmichael , et al. October 23, 2	2001-10-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.