loadpatents
name:-0.0005028247833252
name:-0.014675140380859
name:-0.00040602684020996
Card; Norman Robert Patent Filings

Card; Norman Robert

Patent Applications and Registrations

Patent applications and USPTO patent grants for Card; Norman Robert.The latest application filed is for "simulation event reduction and power control during mbist through clock tree management".

Company Profile
0.13.0
  • Card; Norman Robert - Vestal NY
  • Card; Norman Robert - Johnson City NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Simulation event reduction and power control during MBIST through clock tree management
Grant 10,783,299 - Gregor , et al. Sept
2020-09-22
Failing read count diagnostics for memory built-in self-test
Grant 10,593,419 - Gregor , et al.
2020-03-17
On demand data stream controller for programming and executing operations in an integrated circuit
Grant 10,541,043 - Wisnesky, II , et al. Ja
2020-01-21
Multiple-channel, programmable fuse control unit
Grant 10,504,607 - Gregor , et al. Dec
2019-12-10
Dynamic diagnostics analysis for memory built-in self-test
Grant 10,482,989 - Gregor , et al. Nov
2019-11-19
Register-transfer level design engineering change order strategy
Grant 10,395,747 - Gregor , et al. A
2019-08-27
Systems, methods, and computer-readable media utilizing improved data structures and design flow for programmable memory built-in self-test (PMBIST)
Grant 10,387,599 - Arora , et al. A
2019-08-20
Verifying results in simulation through simulation add-on to support visualization of selected memory contents in real time
Grant 10,387,598 - Gregor , et al. A
2019-08-20
Customizable built-in self-test testplans for memory units
Grant 10,319,459 - Gregor , et al.
2019-06-11
Automated method identifying physical memories within a core or macro integrated circuit design
Grant 10,007,489 - Arora , et al. June 26, 2
2018-06-26
Method and apparatus for testing error correction code (ECC) logic and physical memory onboard a manufactured integrated circuit (IC)
Grant 9,865,362 - Arora , et al. January 9, 2
2018-01-09
Low cost production testing for memory
Grant 8,677,196 - Gregor , et al. March 18, 2
2014-03-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed