loadpatents
name:-0.0050528049468994
name:-0.0090820789337158
name:-0.0021860599517822
CANO; Francisco A. Patent Filings

CANO; Francisco A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for CANO; Francisco A..The latest application filed is for "stress reduction on stacked transistor circuits".

Company Profile
2.8.4
  • CANO; Francisco A. - Sugar Land TX
  • Cano; Francisco A. - Missouri City TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Stress Reduction On Stacked Transistor Circuits
App 20190326909 - BILHAN; Erkan ;   et al.
2019-10-24
Stress Reduction On Stacked Transistor Circuits
App 20190326910 - BILHAN; Erkan ;   et al.
2019-10-24
Compensatory memory system
Grant 8,144,533 - Cano March 27, 2
2012-03-27
Compensatory Memory System
App 20100265779 - Cano; Francisco A.
2010-10-21
Method for power routing and distribution in an integrated circuit with multiple interconnect layers
Grant 6,581,201 - Cano , et al. June 17, 2
2003-06-17
Method and apparatus for altering timing relationships of non-overlapping clock signals in a microprocessor
Grant 6,381,704 - Cano , et al. April 30, 2
2002-04-30
Method for hierarchical parasitic extraction of a CMOS design
Grant 6,363,516 - Cano , et al. March 26, 2
2002-03-26
Method for power routing and distribution in an integrated circuit with multiple interconnect layers
App 20020013931 - Cano, Francisco A. ;   et al.
2002-01-31
Method for analyzing circuit delays caused by capacitive coupling in digital circuits
Grant 6,253,359 - Cano , et al. June 26, 2
2001-06-26
Method and apparatus for determining signal line interconnect widths to ensure electromigration reliability
Grant 6,038,383 - Young , et al. March 14, 2
2000-03-14
Method and apparatus for reducing failures due to bit line coupling and reducing power consumption in a memory
Grant 5,835,421 - Pham , et al. November 10, 1
1998-11-10
Method and apparatus for self-timed precharge of bit lines in a memory
Grant 5,745,421 - Pham , et al. April 28, 1
1998-04-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed