loadpatents
name:-0.0084278583526611
name:-0.0096950531005859
name:-0.00052213668823242
Camuso; Gianluca Patent Filings

Camuso; Gianluca

Patent Applications and Registrations

Patent applications and USPTO patent grants for Camuso; Gianluca.The latest application filed is for "power semiconductor device with optimized field-plate design".

Company Profile
0.8.11
  • Camuso; Gianluca - Villach AT
  • Camuso; Gianluca - Cambridge GB
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Power semiconductor device with optimized field-plate design
Grant 10,483,356 - Chen , et al. Nov
2019-11-19
Power Semiconductor Device With Optimized Field-plate Design
App 20190267456 - Chen; Max Shih-kuan ;   et al.
2019-08-29
Bipolar semiconductor device with multi-trench enhancement regions
Grant 10,164,078 - Udrea , et al. Dec
2018-12-25
Semiconductor device having a superjunction structure
Grant 10,115,812 - Udrea , et al. October 30, 2
2018-10-30
High Voltage Blocking III-V Semiconductor Device
App 20180269282 - Yang; Shu ;   et al.
2018-09-20
Bipolar semiconductor device with sub-cathode enhancement regions
Grant 9,871,128 - Udrea , et al. January 16, 2
2018-01-16
Semiconductor Device Having a Superjunction Structure
App 20180012983 - Udrea; Florin ;   et al.
2018-01-11
Bipolar semiconductor device having a deep charge-balanced structure
Grant 9,831,330 - Udrea , et al. November 28, 2
2017-11-28
IGBT having a deep superjunction structure
Grant 9,799,725 - Udrea , et al. October 24, 2
2017-10-24
Bipolar Semiconductor Device Having Localized Enhancement Regions
App 20170271445 - Udrea; Florin ;   et al.
2017-09-21
Bipolar Semiconductor Device with Multi-Trench Enhancement Regions
App 20170271488 - Udrea; Florin ;   et al.
2017-09-21
Bipolar Semiconductor Device with Sub-Cathode Enhancement Regions
App 20170271487 - Udrea; Florin ;   et al.
2017-09-21
Bipolar semiconductor device having a charge-balanced inter-trench structure
Grant 9,768,284 - Udrea , et al. September 19, 2
2017-09-19
IGBT having an inter-trench superjunction structure
Grant 9,685,506 - Udrea , et al. June 20, 2
2017-06-20
IGBT Having an Inter-Trench Superjunction Structure
App 20160260799 - Udrea; Florin ;   et al.
2016-09-08
Bipolar Semiconductor Device Having a Charge-Balanced Inter-Trench Structure
App 20160260824 - Udrea; Florin ;   et al.
2016-09-08
IGBT Having a Deep Superjunction Structure
App 20160260825 - Udrea; Florin ;   et al.
2016-09-08
Bipolar Semiconductor Device Having a Deep Charge-Balanced Structure
App 20160260823 - Udrea; Florin ;   et al.
2016-09-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed