loadpatents
name:-0.037661075592041
name:-0.038959980010986
name:-0.013951063156128
Campi, Jr.; John B. Patent Filings

Campi, Jr.; John B.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Campi, Jr.; John B..The latest application filed is for "gate-all-around fin device".

Company Profile
15.43.39
  • Campi, Jr.; John B. - Westford VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Gate-all-around fin device
Grant 11,141,902 - Campi, Jr. , et al. October 12, 2
2021-10-12
Gate-all-around fin device
Grant 11,130,270 - Campi, Jr. , et al. September 28, 2
2021-09-28
Gate-all-around fin device
Grant 10,974,433 - Campi, Jr. , et al. April 13, 2
2021-04-13
Gate-all-around fin device
Grant 10,940,627 - Campi, Jr. , et al. March 9, 2
2021-03-09
Gate-all-around fin device
Grant 10,770,594 - Campi, Jr. , et al. Sep
2020-09-08
Gate-all-around fin device
Grant 10,658,514 - Campi, Jr. , et al.
2020-05-19
Gate-all-around fin device
Grant 10,593,805 - Campi, Jr. , et al.
2020-03-17
Gate-all around fin device
Grant 10,573,754 - Campi, Jr. , et al. Feb
2020-02-25
Gate-all-around Fin Device
App 20200027987 - CAMPI, JR.; John B. ;   et al.
2020-01-23
Gate-all-around Fin Device
App 20190326438 - CAMPI, JR.; John B. ;   et al.
2019-10-24
Gate-all-around Fin Device
App 20190319129 - CAMPI, JR.; John B. ;   et al.
2019-10-17
Gate-all-around Fin Device
App 20190319130 - CAMPI, JR.; John B. ;   et al.
2019-10-17
Gate-all-around fin device
Grant 10,388,793 - Campi, Jr. , et al. A
2019-08-20
Gate-all-around fin device
Grant 10,381,483 - Campi, Jr. , et al. A
2019-08-13
Gate-all-around fin device
Grant 10,381,484 - Campi, Jr. , et al. A
2019-08-13
Silicon-controlled rectifiers having a cathode coupled by a contact with a diode trigger
Grant 10,347,622 - Li , et al. July 9, 2
2019-07-09
ESD state-controlled semiconductor-controlled rectifier
Grant 10,283,959 - Campi, Jr. , et al.
2019-05-07
Gate-all-around fin device
Grant 10,147,822 - Campi, Jr. , et al. De
2018-12-04
Gate-all-around Fin Device
App 20180337284 - Campi, JR.; John B. ;   et al.
2018-11-22
Gate-all-around Fin Device
App 20180331226 - CAMPI, JR.; John B. ;   et al.
2018-11-15
Gate-all-around fin device
Grant 10,090,301 - Campi, Jr. , et al. October 2, 2
2018-10-02
Gate-all-around fin device
Grant 10,090,400 - Campi, Jr. , et al. October 2, 2
2018-10-02
Silicon-controlled Rectifiers Having A Cathode Coupled By A Contact With A Diode Trigger
App 20180190644 - Li; You ;   et al.
2018-07-05
Gate-all-around Fin Device
App 20180166577 - CAMPI, JR.; John B. ;   et al.
2018-06-14
Gate-all-around fin device
Grant 9,978,874 - Campi, Jr. , et al. May 22, 2
2018-05-22
Gate-all-around fin device
Grant 9,923,096 - Campi, Jr. , et al. March 20, 2
2018-03-20
Gate-all-around Fin Device
App 20180076329 - CAMPI, JR.; John B. ;   et al.
2018-03-15
Gate-all-around Fin Device
App 20180076328 - CAMPI, JR.; John B. ;   et al.
2018-03-15
Gate-all-around fin device
Grant 9,911,852 - Campi, Jr. , et al. March 6, 2
2018-03-06
Gate-all-around Fin Device
App 20180047509 - CAMPI, JR.; John B. ;   et al.
2018-02-15
Gate-all-around fin device
Grant 9,818,542 - Campi, Jr. , et al. November 14, 2
2017-11-14
Gate-all-around Fin Device
App 20170207340 - CAMPI, JR.; John B. ;   et al.
2017-07-20
Gate-all-around Fin Device
App 20170207341 - CAMPI, Jr.; John B. ;   et al.
2017-07-20
Gate-all-around Fin Device
App 20170207333 - CAMPI, Jr.; John B. ;   et al.
2017-07-20
Gate-all-around Fin Device
App 20170162673 - CAMPI, JR.; John B. ;   et al.
2017-06-08
Gate-all-around Fin Device
App 20170162569 - CAMPI, JR.; John B. ;   et al.
2017-06-08
Gate-all-around Fin Device
App 20170125598 - CAMPI, JR.; John B. ;   et al.
2017-05-04
Gate-all-around fin device
Grant 9,590,108 - Campi, Jr. , et al. March 7, 2
2017-03-07
Gate-all-around Fin Device
App 20160284852 - CAMPI, JR.; John B. ;   et al.
2016-09-29
Characterization of interface resistance in a multi-layer conductive structure
Grant 9,453,878 - Campi, Jr. , et al. September 27, 2
2016-09-27
Gate-all-around fin device
Grant 9,397,163 - Campi, Jr. , et al. July 19, 2
2016-07-19
High Voltage Lateral Double-diffused Metal Oxide Semiconductor Field Effect Transistor (ldmosfet) Having A Deep Fully Depleted Drain Drift Region
App 20160197080 - Campi, JR.; John B. ;   et al.
2016-07-07
Gate-all-around Fin Device
App 20160181162 - CAMPI, JR.; John B. ;   et al.
2016-06-23
High voltage lateral double-diffused metal oxide semiconductor field effect transistor (LDMOSFET) having a deep fully depleted drain drift region
Grant 9,349,732 - Campi, Jr. , et al. May 24, 2
2016-05-24
Gate-all-around Fin Device
App 20160141365 - CAMPI, JR.; John B. ;   et al.
2016-05-19
Gate-all-around Fin Device
App 20160141421 - Campi, JR.; John B. ;   et al.
2016-05-19
Gate-all-around fin device
Grant 9,281,379 - Campi, Jr. , et al. March 8, 2
2016-03-08
Esd State-controlled Semiconductor-controlled Rectifier
App 20160036219 - Campi, JR.; John B. ;   et al.
2016-02-04
Fin contacted electrostatic discharge (ESD) devices with improved heat distribution
Grant 9,236,374 - Campi, Jr. , et al. January 12, 2
2016-01-12
High Voltage Lateral Double-diffused Metal Oxide Semiconductor Field Effect Transistor (ldmosfet) Having A Deep Fully Depleted Drain Drift Region
App 20150206880 - Campi, JR.; John B. ;   et al.
2015-07-23
Fin Contacted Electrostatic Discharge (esd) Devices With Improved Heat Distribution
App 20150187753 - CAMPI, JR.; John B. ;   et al.
2015-07-02
High voltage lateral double-diffused metal oxide semiconductor field effect transistor (LDMOSFET) having a deep fully depleted drain drift region
Grant 9,059,278 - Campi, Jr. , et al. June 16, 2
2015-06-16
FinFET device technology with LDMOS structures for high voltage operations
Grant 9,041,127 - Campi, Jr. , et al. May 26, 2
2015-05-26
High Voltage Lateral Double-diffused Metal Oxide Semiconductor Field Effect Transistor (ldmosfet) Having A Deep Fully Depleted Drain Drift Region
App 20150041890 - Campi, JR.; John B. ;   et al.
2015-02-12
Finfet Type Device Using Ldmos
App 20140339649 - Campi, JR.; John B. ;   et al.
2014-11-20
Characterization Of Interface Resistance In A Multi-layer Conductive Structure
App 20140244202 - Campi, JR.; John B. ;   et al.
2014-08-28
Robust ESD protection circuit, method and design structure for tolerant and failsafe designs
Grant 8,760,827 - Campi, Jr. , et al. June 24, 2
2014-06-24
Silicon controlled rectifier based electrostatic discharge protection circuit with integrated JFETs, method of operation and design structure
Grant 8,634,172 - Campi, Jr. , et al. January 21, 2
2014-01-21
ESD field-effect transistor and integrated diffusion resistor
Grant 8,513,738 - Campi, Jr. , et al. August 20, 2
2013-08-20
Stress enhanced junction engineering for latchup SCR
Grant 8,377,754 - Campi, Jr. , et al. February 19, 2
2013-02-19
Electrical overstress protection circuit
Grant 8,363,367 - Campi, Jr. , et al. January 29, 2
2013-01-29
Esd Field-effect Transistor And Integrated Diffusion Resistor
App 20130020645 - Campi, JR.; John B. ;   et al.
2013-01-24
SCR/MOS clamp for ESD protection of integrated circuits
Grant 8,354,722 - Campi, Jr. , et al. January 15, 2
2013-01-15
Vertical Npnp Structure In A Triple Well Cmos Process
App 20130009207 - Campi, JR.; John B. ;   et al.
2013-01-10
Low trigger voltage electrostatic discharge NFET in triple well CMOS technology
Grant 8,350,329 - Campi, Jr. , et al. January 8, 2
2013-01-08
Scr/mos Clamp For Esd Protection Of Integrated Circuits
App 20120305984 - Campi, JR.; John B. ;   et al.
2012-12-06
Vertical NPNP structure in a triple well CMOS process
Grant 8,299,533 - Campi, Jr. , et al. October 30, 2
2012-10-30
Vertical NPNP Structure In a Triple Well CMOS Process
App 20120126285 - Campi, JR.; John B. ;   et al.
2012-05-24
Low trigger voltage electrostatic discharge NFET in triple well CMOS technology
App 20120091530 - Campi, JR.; John B. ;   et al.
2012-04-19
Silicon Controlled Rectifier Based Electrostatic Discharge Protection Circuit With Integrated JFETS, Method Of Operation And Design Structure
App 20110286135 - CAMPI, JR.; John B. ;   et al.
2011-11-24
Double Gate Depletion Mode Mosfet
App 20110117711 - Campi, JR.; John B. ;   et al.
2011-05-19
Double gate depletion mode MOSFET
Grant 7,902,606 - Campi, Jr. , et al. March 8, 2
2011-03-08
Robust Esd Protection Circuit, Method And Design Structure For Tolerant And Failsafe Designs
App 20100265622 - CAMPI, JR.; John B. ;   et al.
2010-10-21
Electrical Overstress Protection Circuit
App 20100246076 - Campi, JR.; John B. ;   et al.
2010-09-30
Double Gate Depletion Mode Mosfet
App 20090179272 - Campi, JR.; John B. ;   et al.
2009-07-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed