loadpatents
Patent applications and USPTO patent grants for Campbell; Brian K..The latest application filed is for "methods and systems for full pattern matching in hardware".
Patent | Date |
---|---|
Methods and systems for full pattern matching in hardware Grant 10,320,812 - Stites , et al. | 2019-06-11 |
Methods and systems for full pattern matching in hardware Grant 9,602,522 - Stites , et al. March 21, 2 | 2017-03-21 |
Methods And Systems For Full Pattern Matching In Hardware App 20140090057 - Stites; Ronald S. ;   et al. | 2014-03-27 |
Methods And Systems For Full Pattern Matching In Hardware App 20130239213 - Stites; Ronald S. ;   et al. | 2013-09-12 |
Methods and systems for full pattern matching in hardware Grant 8,458,796 - Stites , et al. June 4, 2 | 2013-06-04 |
Methods And Systems For Full Pattern Matching In Hardware App 20120233693 - Stites; Ronald S. ;   et al. | 2012-09-13 |
Method of and system for protecting data during conversion from an ECC protection scheme to a parity protection scheme Grant 7,954,034 - Curry , et al. May 31, 2 | 2011-05-31 |
Error notification and forced retry in a data storage system Grant 7,715,378 - Daigle , et al. May 11, 2 | 2010-05-11 |
Method of and system for error checking in a data storage system Grant 7,712,004 - Campbell , et al. May 4, 2 | 2010-05-04 |
Memory system having daisy chained memory controllers Grant 7,574,555 - Porat , et al. August 11, 2 | 2009-08-11 |
Memory system Grant 7,275,201 - Porat , et al. September 25, 2 | 2007-09-25 |
System having backplane performance capability selection logic Grant 7,272,668 - Walton , et al. September 18, 2 | 2007-09-18 |
Data storage system Grant 7,143,306 - Porat , et al. November 28, 2 | 2006-11-28 |
Data storage system having memory controller with embedded CPU App 20060236032 - Campbell; Brian K. ;   et al. | 2006-10-19 |
Memory system App 20060212622 - Porat; Ofer ;   et al. | 2006-09-21 |
Data storage system Grant 6,981,111 - Porat , et al. December 27, 2 | 2005-12-27 |
Data storage system App 20040193973 - Porat, Ofer ;   et al. | 2004-09-30 |
Data transfer state machines Grant 6,418,488 - Chilton , et al. July 9, 2 | 2002-07-09 |
Data transfer apparatus having upper, lower, middle state machines, with middle state machine arbitrating among lower state machine side requesters including selective assembly/disassembly requests Grant 6,279,050 - Chilton , et al. August 21, 2 | 2001-08-21 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.