loadpatents
name:-0.024734020233154
name:-0.021294116973877
name:-0.009666919708252
Camerlenghi; Emilio Patent Filings

Camerlenghi; Emilio

Patent Applications and Registrations

Patent applications and USPTO patent grants for Camerlenghi; Emilio.The latest application filed is for "integrated assemblies, and methods of forming integrated assemblies".

Company Profile
9.21.21
  • Camerlenghi; Emilio - Bergamo IT
  • Camerlenghi, Emilio - Bergamo BG
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Methods of forming microelectronic devices and memory devices, and related microelectronic devices, memory devices, and electronic systems
Grant 11,417,676 - Meotto , et al. August 16, 2
2022-08-16
Apparatus for determining a pass voltage of a read operation
Grant 11,309,039 - Moschiano , et al. April 19, 2
2022-04-19
Integrated Assemblies, and Methods of Forming Integrated Assemblies
App 20220068317 - Fukuzumi; Yoshiaki ;   et al.
2022-03-03
Methods Of Forming Microelectronic Devices And Memory Devices, And Related Microelectronic Devices, Memory Devices, And Electronic Systems
App 20220059559 - Meotto; Umberto Maria ;   et al.
2022-02-24
Memory Arrays Comprising Operative Channel-Material Strings And Dummy Pillars
App 20210343640 - Machkaoutsan; Vladimir ;   et al.
2021-11-04
Methods used in forming a memory array comprising strings of memory cells
Grant 11,094,627 - Machkaoutsan , et al. August 17, 2
2021-08-17
Erasing Memory
App 20210233591 - Paolucci; Giovanni Maria ;   et al.
2021-07-29
Apparatus For Determining A Pass Voltage Of A Read Operation
App 20210202020 - Moschiano; Violante ;   et al.
2021-07-01
Erasing memory
Grant 11,011,236 - Paolucci , et al. May 18, 2
2021-05-18
Memory Arrays And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells
App 20210125919 - Machkaoutsan; Vladimir ;   et al.
2021-04-29
Apparatus for determining a pass voltage of a read operation
Grant 10,950,316 - Moschiano , et al. March 16, 2
2021-03-16
Erasing Memory
App 20210065810 - Paolucci; Giovanni Maria ;   et al.
2021-03-04
Apparatus For Determining A Pass Voltage Of A Read Operation
App 20200372961 - Moschiano; Violante ;   et al.
2020-11-26
Apparatus and methods for determining data states of memory cells
Grant 10,777,286 - Moschiano , et al. Sept
2020-09-15
Memory arrays and methods used in forming a memory array
Grant 10,756,105 - Fukuzumi , et al. A
2020-08-25
Apparatus And Methods For Determining Data States Of Memory Cells
App 20200211660 - Moschiano; Violante ;   et al.
2020-07-02
Memory Arrays And Methods Used In Forming A Memory Array
App 20200168622 - Fukuzumi; Yoshiaki ;   et al.
2020-05-28
Methods of forming memory arrays
Grant 9,214,389 - Righetti , et al. December 15, 2
2015-12-15
Methods of Forming Memory Arrays
App 20150311115 - Righetti; Niccolo' ;   et al.
2015-10-29
Non-volatile memory
Grant 8,211,762 - Camerlenghi , et al. July 3, 2
2012-07-03
Reference cell layout with enhanced RTN immunity
Grant 7,551,465 - Ghilardi , et al. June 23, 2
2009-06-23
Reference Cell Layout With Enhanced Rtn Immunity
App 20080266929 - Ghilardi; Tecla ;   et al.
2008-10-30
Method for manufacturing non volatile memory cells integrated on a semiconductor substrate
App 20070202647 - Mariani; Marcello ;   et al.
2007-08-30
Sealing Method For Electronic Devices Formed On A Common Semiconductor Substrate And Corresponding Circuit Structure
App 20070026610 - Camerlenghi; Emilio ;   et al.
2007-02-01
Sealing method for electronic devices formed on a common semiconductor substrate and corresponding circuit structure
Grant 7,078,294 - Camerlenghi , et al. July 18, 2
2006-07-18
Single cell erasing method for recovering memory cells under programming disturbs in non volatile semiconductor memory devices
Grant 6,944,061 - Camerlenghi , et al. September 13, 2
2005-09-13
Test structure for the measurement of contact to gate distance in non-volatile memory devices and corresponding test method
Grant 6,903,995 - Camerlenghi , et al. June 7, 2
2005-06-07
Sealing method for electronic devices formed on a common semiconductor substrate and corresponding circuit structure
App 20050112905 - Camerlenghi, Emilio ;   et al.
2005-05-26
Single cell erasing method for recovering memory cells under programming disturbs in non volatile semiconductor memory devices
App 20040233730 - Camerlenghi, Emilio ;   et al.
2004-11-25
Non-volatile memory cell with floating gate region autoaligned to the isolation and with a high coupling coefficient
Grant 6,750,505 - Bez , et al. June 15, 2
2004-06-15
Test structure for the measurement of contact to gate distance in non-volatile memory devices and corresponding test method
App 20030235097 - Camerlenghi, Emilio ;   et al.
2003-12-25
Process for manufacturing a non-volatile memory cell with a floating gate region autoaligned to the isolation and with a high coupling coefficient
App 20030096477 - Bez, Roberto ;   et al.
2003-05-22
Manufacturing process for non-volatile floating gate memory cells integrated on a semiconductor substrate and comprised in a cell matrix with an associated control circuitry
Grant 6,420,223 - Camerlenghi July 16, 2
2002-07-16
Autoaligned etching process for realizing word lines in memory devices integrated semiconductor substrates
Grant 6,380,582 - Camerlenghi , et al. April 30, 2
2002-04-30
Process for manufacturing a non-volatile memory cell with a floating gate region autoaligned to the isolation and with a high coupling coefficient
App 20020025631 - Bez, Roberto ;   et al.
2002-02-28
Manufacturing process for non-volatile floating gate memory cells integrated on a semiconductor substrate and comprised in a cell matrix with an associated control circuitry
App 20010016390 - Camerlenghi, Emilio
2001-08-23
Method and a circuit for improving the effectiveness of ESD protection in circuit structures formed in a semiconductor
App 20010011751 - Colombo, Paolo ;   et al.
2001-08-09
Method and a circuit for improving the effectiveness of ESD protection in circuit structures formed in a semiconductor
Grant 6,242,793 - Colombo , et al. June 5, 2
2001-06-05
Voltage regulator for non-volatile semiconductor electrically programmable memory devices
Grant 5,905,677 - Casagrande , et al. May 18, 1
1999-05-18
Failure tolerant memory device, in particular of the flash EEPROM type
Grant 5,682,349 - Campardo , et al. October 28, 1
1997-10-28
Voltage regulator for non-volatile semiconductor memory devices
Grant 5,576,990 - Camerlenghi , et al. November 19, 1
1996-11-19
Method of making non-volatile split gate EPROM memory cell and self-aligned field insulation
Grant 5,330,938 - Camerlenghi July 19, 1
1994-07-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed