Cai; Xiaowu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Cai; Xiaowu.The latest application filed is for "lateral-diode, vertical-scr hybrid structure for high-level esd protection".

Company Profile

0.9.4

Cai; Xiaowu - Shenzhen CN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Lateral-diode, vertical-SCR hybrid structure for high-level ESD protection Grant 9,640,523 - Cai , et al. May 2, 2	2017-05-02
Lateral-Diode, Vertical-SCR Hybrid Structure for High-Level ESD Protection App 20170069616 - CAI; Xiaowu ; et al.	2017-03-09
Area-efficient clamp for power ring ESD protection using a transmission gate Grant 9,356,442 - Cai , et al. May 31, 2	2016-05-31
ESD power clamp for silicon-on-insulator (SOI) and FinFET processes lacking parasitic ESD diode Grant 9,305,916 - Cai , et al. April 5, 2	2016-04-05
Area-Efficient Clamp for Power Ring ESD Protection Using a Transmission Gate App 20160013636 - CAI; Xiaowu ; et al.	2016-01-14
Electro-static-discharge (ESD) protection structure with stacked implant junction transistor and parallel resistor and diode paths to lower trigger voltage and raise holding volatge Grant 9,054,521 - Huo , et al. June 9, 2	2015-06-09
Phase-to-amplitude converter for direct digital synthesizer (DDS) with reduced AND and reconstructed ADD logic arrays Grant 9,021,002 - Chen , et al. April 28, 2	2015-04-28
Electro-Static-Discharge (ESD) Protection Structure With Stacked Implant Junction Transistor and Parallel Resistor and Diode Paths to Lower Trigger Voltage and Raise Holding Volatge App 20140376135 - HUO; Xiao ; et al.	2014-12-25
Phase-to-Amplitude Converter for Direct Digital Synthesizer (DDS) with Reduced AND and Reconstructed ADD Logic Arrays App 20140222882 - CHEN; Zhongzi ; et al.	2014-08-07
Digital-to-analog converter (DAC) current cell with shadow differential transistors for output impedance compensation Grant 8,643,520 - Huo , et al. February 4, 2	2014-02-04
NMOS-based feedback power-clamp for on-chip ESD protection Grant 8,369,054 - Cai , et al. February 5, 2	2013-02-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.