Cacho; Florian
Patent Applications and Registrations
Patent applications and USPTO patent grants for Cacho; Florian.The latest application filed is for "flip flop of a digital electronic chip".
- Cacho; Florian - Grenoble FR
| Patent | Date |
|---|---|
| Flip flop of a digital electronic chip Grant 10,585,143 - Urard , et al. | 2020-03-10 |
| Flip Flop Of A Digital Electronic Chip App 20190018062 - URARD; Pascal ; et al. | 2019-01-17 |
| Method And Circuit For Integrated Circuit Body Biasing App 20180323196 - Cacho; Florian ; et al. | 2018-11-08 |
| Method and circuit for integrated circuit body biasing Grant 10,050,037 - Cacho , et al. August 14, 2 | 2018-08-14 |
| Method And Circuit For Integrated Circuit Body Biasing App 20180130803 - Cacho; Florian ; et al. | 2018-05-10 |
| Heterojunction Bipolar Transistor Reliability Simulation Method App 20150142410 - Ighilahriz; Salim ; et al. | 2015-05-21 |
| Silicidation Process For An Nmos Transistor And Corresponding Integrated Circuit App 20070034948 - Cacho; Florian ; et al. | 2007-02-15 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 