Burr; Geoffrey

Patent Applications and Registrations

Patent applications and USPTO patent grants for Burr; Geoffrey.The latest application filed is for "distributing device array currents across segment mirrors".

Company Profile

8.4.10

Burr; Geoffrey - Cupertino CA
Burr; Geoffrey - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Closed loop programming of phase-change memory Grant 11,347,999 - Ambrogio , et al. May 31, 2	2022-05-31
Distributing Device Array Currents Across Segment Mirrors App 20220115067 - Mackin; Charles ; et al.	2022-04-14
Pipelining For Analog-memory-based Neural Networks With All-local Storage App 20220101084 - Burr; Geoffrey	2022-03-31
Efficient Tile Mapping For Row-by-row Convolutional Neural Network Mapping For Analog Artificial Intelligence Network Inference App 20210374514 - TSAI; HSINYU ; et al.	2021-12-02
Row-by-row Convolutional Neural Network Mapping For Analog Artificial Intelligence Network Training App 20210374546 - TSAI; HSINYU ; et al.	2021-12-02
Suppressing outlier drift coefficients while programming phase change memory synapses Grant 11,183,238 - Burr November 23, 2	2021-11-23
Analog-to-digital conversion with reconfigurable function mapping for neural networks activation function acceleration Grant 11,038,520 - Narayanan , et al. June 15, 2	2021-06-15
Suppressing Outlier Drift Coefficients While Programming Phase Change Memory Synapses App 20210065794 - Burr; Geoffrey	2021-03-04
Closed Loop Programming Of Phase-change Memory App 20200372335 - Ambrogio; Stefano ; et al.	2020-11-26
Mitigation Of Conductance Drift In Neural Network Resistive Processing Units App 20200334525 - Tsai; HsinYu ; et al.	2020-10-22
Array-integrated Upstream/downstream Router For Circuit Switched Parallel Connectivity App 20200117985 - Burr; Geoffrey	2020-04-16
Efficient Processing Of Convolutional Neural Network Layers Using Analog-memory-based Hardware App 20200117986 - BURR; GEOFFREY ; et al.	2020-04-16
Neuron-centric local learning rate for artificial neural networks to increase performance, learning rate margin, and reduce power consumption Grant 10,460,237 - Kara , et al. Oc	2019-10-29
Neuron-centric Local Learning Rate For Artificial Neural Networks To Increase Performance, Learning Rate Margin, And Reduce Power Consumption App 20170154259 - Burr; Geoffrey ; et al.	2017-06-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.