loadpatents
name:-0.013705968856812
name:-0.015455007553101
name:-0.0020730495452881
Buck; Nathan Patent Filings

Buck; Nathan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Buck; Nathan.The latest application filed is for "dynamic update of macro timing models during higher-level timing analysis".

Company Profile
4.15.16
  • Buck; Nathan - Underhill VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Offline analysis of hierarchical electronic design automation derived data
Grant 10,891,412 - Raghunathan , et al. January 12, 2
2021-01-12
Dynamic Update Of Macro Timing Models During Higher-level Timing Analysis
App 20190362043 - Gupta; Hemlata ;   et al.
2019-11-28
Independently projecting a canonical clock
Grant 10,372,851 - Buck , et al.
2019-08-06
Sensitivity calculation filtering for statistical static timing analysis of an integrated circuit
Grant 10,289,776 - Buck , et al.
2019-05-14
Independently Projecting A Canonical Clock
App 20180330032 - Buck; Nathan ;   et al.
2018-11-15
Sensitivity Calculation Filtering For Statistical Static Timing Analysis Of An Integrated Circuit
App 20180285503 - Buck; Nathan ;   et al.
2018-10-04
Sensitivity calculation filtering for statistical static timing analysis of an integrated circuit
Grant 10,031,985 - Buck , et al. July 24, 2
2018-07-24
Sensitivity Calculation Filtering For Statistical Static Timing Analysis Of An Integrated Circuit
App 20170199953 - Buck; Nathan ;   et al.
2017-07-13
Dynamic And Adaptive Timing Sensitivity During Static Timing Analysis Using Look-up Table
App 20160378903 - Buck; Nathan ;   et al.
2016-12-29
Dynamic and adaptive timing sensitivity during static timing analysis using look-up table
Grant 9,519,747 - Buck , et al. December 13, 2
2016-12-13
Modeling multi-patterning variability with statistical timing
Grant 9,378,328 - Buck , et al. June 28, 2
2016-06-28
Hierarchical design of integrated circuits with multi-patterning requirements
Grant 9,348,962 - Buck , et al. May 24, 2
2016-05-24
Parasitic extraction in an integrated circuit with multi-patterning requirements
Grant 9,171,124 - Buck , et al. October 27, 2
2015-10-27
Modeling Multi-patterning Variability With Statistical Timing
App 20150082260 - BUCK; Nathan ;   et al.
2015-03-19
Determining Process Variation Using Device Threshold Sensitivites
App 20150073738 - Buck; Nathan ;   et al.
2015-03-12
Modeling multi-patterning variability with statistical timing
Grant 8,949,765 - Buck , et al. February 3, 2
2015-02-03
Hierarchical Design Of Integrated Circuits With Multi-patterning Requirements
App 20140359547 - BUCK; Nathan ;   et al.
2014-12-04
Hierarchical design of integrated circuits with multi-patterning requirements
Grant 8,850,378 - Buck , et al. September 30, 2
2014-09-30
Modeling multi-patterning variability with statistical timing
Grant 8,806,402 - Buck , et al. August 12, 2
2014-08-12
Parasitic extraction in an integrated circuit with multi-patterning requirements
Grant 8,769,452 - Buck , et al. July 1, 2
2014-07-01
Parasitic Extraction In An Integrated Circuit With Multi-patterning Requirements
App 20140173543 - BUCK; Nathan ;   et al.
2014-06-19
Parasitic Extraction In An Integrated Circuit With Multi-patterning Requirements
App 20140123086 - BUCK; Nathan ;   et al.
2014-05-01
Modeling Multi-patterning Variability With Statistical Timing
App 20140123095 - BUCK; Nathan ;   et al.
2014-05-01
Modeling Multi-patterning Variability With Statistical Timing
App 20140123089 - BUCK; Nathan ;   et al.
2014-05-01
Hierarchical Design Of Integrated Circuits With Multi-patterning Requirements
App 20140123091 - BUCK; Nathan ;   et al.
2014-05-01
Statistical clock cycle computation
Grant 8,560,989 - Buck , et al. October 15, 2
2013-10-15
Statistical Clock Cycle Computation
App 20130145333 - BUCK; Nathan ;   et al.
2013-06-06
Chip design and fabrication method optimized for profit
Grant 8,086,988 - Buck , et al. December 27, 2
2011-12-27
Chip Design And Fabrication Method Optimized For Profit
App 20100293512 - Buck; Nathan ;   et al.
2010-11-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed