Brunet; Laurent

Patent Applications and Registrations

Patent applications and USPTO patent grants for Brunet; Laurent.The latest application filed is for "assembly for 3d circuit with superposed transistor levels".

Company Profile

4.10.8

Brunet; Laurent - Grenoble FR
Brunet; Laurent - Leguevin FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Assembly for 3D circuit with superposed transistor levels Grant 11,024,544 - Andrieu , et al. June 1, 2	2021-06-01
Method of manufacturing a dopant transistor located vertically on the gate Grant 10,497,627 - Posseme , et al. De	2019-12-03
Process for fabricating a transistor structure including a plugging step Grant 10,490,451 - Brunet , et al. Nov	2019-11-26
Assembly For 3d Circuit With Superposed Transistor Levels App 20190198397 - ANDRIEU; Francois ; et al.	2019-06-27
Integrated circuit having a plurality of active layers and method of fabricating the same Grant 10,319,628 - Deprat , et al.	2019-06-11
Integrated Circuit Having A Plurality Of Active Layers And Method Of Fabricating The Same App 20180090366 - DEPRAT; Fabien ; et al.	2018-03-29
Process for fabricating a transistor structure including a plugging step App 20170372967 - BRUNET; Laurent ; et al.	2017-12-28
Fabrication method of a stack of electronic devices Grant 9,779,982 - Batude , et al. October 3, 2	2017-10-03
Method Of Manufacturing A Dopant Transistor Located Vertically On The Gate App 20170221767 - POSSEME; Nicolas ; et al.	2017-08-03
Method and device for measuring changes over time of the electrical performance of an FDSOI transistor Grant 9,689,913 - Garros , et al. June 27, 2	2017-06-27
Fabrication Method Of A Stack Of Electronic Devices App 20170178950 - BATUDE; Perrine ; et al.	2017-06-22
Method of displaying an image on a screen of an aircraft Grant 8,896,466 - Georges , et al. November 25, 2	2014-11-25
Method and device for evaluating electric performances of an FDSOI transistor Grant 8,525,528 - Garros , et al. September 3, 2	2013-09-03
Method And Device For Measuring Changes Over Time Of The Electrical Performance Of An Fdsoi Transistor App 20130218492 - GARROS; Xavier ; et al.	2013-08-22
Method And Device For Evaluating Electric Performances Of An Fdsoi Transistor App 20110050253 - GARROS; Xavier ; et al.	2011-03-03
Method Of Displaying An Image On A Screen Of An Aircraft App 20110018742 - Georges; Laurent ; et al.	2011-01-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.