loadpatents
Patent applications and USPTO patent grants for Bruennert; Michael.The latest application filed is for "apparatuses and methods for shifting a digital signal by a shift time to provide a shifted signal".
Patent | Date |
---|---|
Apparatuses And Methods For Shifting A Digital Signal By A Shift Time To Provide A Shifted Signal App 20200044626 - Bauernfeind; Thomas ;   et al. | 2020-02-06 |
Apparatuses and methods for shifting a digital signal by a shift time to provide a shifted signal Grant 10,432,173 - Bauernfeind , et al. O | 2019-10-01 |
Apparatuses And Methods For Shifting A Digital Signal By A Shift Time To Provide A Shifted Signal App 20180167056 - Bauernfeind; Thomas ;   et al. | 2018-06-14 |
Power saving technique for digital to time converters Grant 9,847,676 - Madoglio , et al. December 19, 2 | 2017-12-19 |
Circuit, a method and a synthesizer for generating a synthesized signal with a selectable frequency Grant 9,281,811 - Bruennert , et al. March 8, 2 | 2016-03-08 |
System And Method For Generating A Data Dependent Clock For A Dac In A Modulator App 20150365113 - Menkhoff; Andreas ;   et al. | 2015-12-17 |
System and method for generating a data dependent clock for a DAC in a modulator Grant 9,197,258 - Menkhoff , et al. November 24, 2 | 2015-11-24 |
Circuit, A Method and a Synthesizer for Generating a Synthesized Signal with a Selectable Frequency App 20150171848 - Bruennert; Michael ;   et al. | 2015-06-18 |
Power Saving Technique For Digital To Time Converters App 20150091384 - Madoglio; Paolo ;   et al. | 2015-04-02 |
Digital-to-analog converter comprising slow converter section and fast converter section Grant 8,907,830 - Bruennert December 9, 2 | 2014-12-09 |
Digital-to-analog Converter Comprising Slow Converter Section And Fast Converter Section App 20140266834 - Bruennert; Michael | 2014-09-18 |
Electronic device having a chip stack Grant 8,334,599 - Bruennert , et al. December 18, 2 | 2012-12-18 |
Memory system with extended memory density capability Grant 8,271,827 - Bilger , et al. September 18, 2 | 2012-09-18 |
Distributed command and address bus architecture for a memory module having portions of bus lines separately disposed Grant 8,161,219 - Bruennert , et al. April 17, 2 | 2012-04-17 |
Method and apparatus for determining a skew Grant 8,144,755 - Bruennert , et al. March 27, 2 | 2012-03-27 |
Multi-die memory, apparatus and multi-die memory stack Grant 8,120,958 - Bilger , et al. February 21, 2 | 2012-02-21 |
Integrated circuit Grant 8,116,157 - Bruennert , et al. February 14, 2 | 2012-02-14 |
Bus termination system and method Grant 8,041,865 - Bruennert , et al. October 18, 2 | 2011-10-18 |
Memory circuit Grant 8,015,438 - Bruennert , et al. September 6, 2 | 2011-09-06 |
Integrated circuit with wireless connection Grant 7,928,525 - Bilger , et al. April 19, 2 | 2011-04-19 |
Integrated Circuit App 20110080796 - Bruennert; Michael ;   et al. | 2011-04-07 |
Method and apparatus for storage device with a logic unit and method for manufacturing same Grant 7,920,433 - Bilger , et al. April 5, 2 | 2011-04-05 |
Stacking Technique for Circuit Devices App 20110034045 - Bilger; Christoph ;   et al. | 2011-02-10 |
High speed memory architecture Grant 7,848,153 - Bruennert , et al. December 7, 2 | 2010-12-07 |
Memory dies for flexible use and method for configuring memory dies Grant 7,796,446 - Ruckerbauer , et al. September 14, 2 | 2010-09-14 |
Horizontal dual in-line memory modules Grant 7,771,206 - Bruennert , et al. August 10, 2 | 2010-08-10 |
Distributed Command and Address Bus Architecture App 20100082871 - Bruennert; Michael ;   et al. | 2010-04-01 |
Memory Dies for Flexible Use and Method for Configuring Memory Dies App 20100074038 - Ruckerbauer; Hermann ;   et al. | 2010-03-25 |
Horizontal Dual In-line Memory Modules App 20100062621 - BRUENNERT; MICHAEL ;   et al. | 2010-03-11 |
Electronic Device Having A Chip Stack App 20100044877 - Bruennert; Michael ;   et al. | 2010-02-25 |
High Speed Memory Architecture App 20100046266 - Bruennert; Michael ;   et al. | 2010-02-25 |
Stacked Memory Module App 20100032820 - Bruennert; Michael ;   et al. | 2010-02-11 |
Bus Termination System and Method App 20100030934 - Bruennert; Michael ;   et al. | 2010-02-04 |
Method For Controlling A Memory Module And Memory Control Unit App 20090287957 - Bilger; Christoph ;   et al. | 2009-11-19 |
Integrated circuit with wireless connection App 20090267084 - Bilger; Christoph ;   et al. | 2009-10-29 |
Integrated Circuit with Improved Data Rate App 20090267678 - Bilger; Christoph ;   et al. | 2009-10-29 |
DRAM with Page Access App 20090190432 - BILGER; Christoph ;   et al. | 2009-07-30 |
Method And Apparatus For Storage Device With A Logic Unit And Method For Manufacturing Same App 20090175100 - Bilger; Christoph ;   et al. | 2009-07-09 |
Memory Device, Method For Accessing A Memory Device And Method For Its Manufacturing App 20090175115 - Bilger; Christoph ;   et al. | 2009-07-09 |
Multi-die Memory, Apparatus and Multi-die Memory Stack App 20090161401 - Bilger; Christoph ;   et al. | 2009-06-25 |
Memory System With Extended Memory Density Capability App 20090150710 - Bilger; Christoph ;   et al. | 2009-06-11 |
Method and Apparatus for Determining a Skew App 20090141843 - Bruennert; Michael ;   et al. | 2009-06-04 |
Memory Circuit App 20090144583 - Bruennert; Michael ;   et al. | 2009-06-04 |
Method And Apparatus For Monitoring A Memory Device App 20090129189 - Bilger; Christoph ;   et al. | 2009-05-21 |
Method and apparatus for checking the position of a receive window App 20080043782 - Skerlj; Maurizio ;   et al. | 2008-02-21 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.