Brownscheidle; Jeffrey C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Brownscheidle; Jeffrey C..The latest application filed is for "prioritization protocols of conditional branch instructions".

Company Profile

8.18.18

Brownscheidle; Jeffrey C. - Seattle WA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Energy efficient source operand issue Grant 11,150,909 - Brownscheidle , et al. October 19, 2	2021-10-19
Fast multi-width instruction issue in parallel slice processor Grant 10,942,745 - Ayub , et al. March 9, 2	2021-03-09
Prioritization protocols of conditional branch instructions Grant 10,776,122 - Genden , et al. Sept	2020-09-15
Operation of a multi-slice processor implementing load-hit-store handling Grant 10,740,107 - Ayub , et al. A	2020-08-11
Merging status and control data in a reservation station Grant 10,719,056 - Barrick , et al.	2020-07-21
Prioritization Protocols of Conditional Branch Instructions App 20190384611 - Genden; Michael J. ; et al.	2019-12-19
Broadcasting messages between execution slices for issued instructions indicating when execution results are ready Grant 10,445,100 - Ayub , et al. Oc	2019-10-15
Operation of a multi-slice processor implementing dependency accumulation instruction sequencing Grant 10,318,294 - Adeeb , et al.	2019-06-11
Fast Multi-width Instruction Issue In Parallel Slice Processor App 20190026113 - Ayub; Salma ; et al.	2019-01-24
Fast multi-width instruction issue in parallel slice processor Grant 10,120,693 - Ayub , et al. November 6, 2	2018-11-06
Techniques to wake-up dependent instructions for back-to-back issue in a microprocessor Grant 10,078,516 - Brownscheidle , et al. September 18, 2	2018-09-18
Fast Multi-width Instruction Issue In Parallel Slice Processor App 20180217843 - Ayub; Salma ; et al.	2018-08-02
Operation of a multi-slice processor implementing a mechanism to overcome a system hang Grant 10,031,757 - Brownscheidle , et al. July 24, 2	2018-07-24
Fast multi-width instruction issue in parallel slice processor Grant 9,996,359 - Ayub , et al. June 12, 2	2018-06-12
Operation of a multi-slice processor implementing dynamic switching of instruction issuance order Grant 9,983,879 - Brownscheidle , et al. May 29, 2	2018-05-29
Techniques to wake-up dependent instructions for back-to-back issue in a microprocessor Grant 9,971,600 - Brownscheidle , et al. May 15, 2	2018-05-15
Age based fast instruction issue Grant 9,965,286 - Brownscheidle , et al. May 8, 2	2018-05-08
Age based fast instruction issue Grant 9,880,850 - Brownscheidle , et al. January 30, 2	2018-01-30
Age based fast instruction issue Grant 9,870,231 - Brownscheidle , et al. January 16, 2	2018-01-16
Operation Of A Multi-slice Processor Implementing Dependency Accumulation Instruction Sequencing App 20170364358 - ADEEB; KHANDKER N. ; et al.	2017-12-21
Transmitting Data Between Execution Slices Of A Multi-slice Processor App 20170357513 - AYUB; SALMA ; et al.	2017-12-14
Operation Of A Multi-slice Processor Implementing Load-hit-store Handling App 20170351522 - AYUB; SALMA ; et al.	2017-12-07
Age Based Fast Instruction Issue App 20170322812 - Brownscheidle; Jeffrey C. ; et al.	2017-11-09
Merging Status And Control Data In A Reservation Station App 20170315528 - Barrick; Brian ; et al.	2017-11-02
Fast Multi-width Instruction Issue In Parallel Slice Processor App 20170293489 - Ayub; Salma ; et al.	2017-10-12
Age Based Fast Instruction Issue App 20170269938 - Brownscheidle; Jeffrey C. ; et al.	2017-09-21
Operation Of A Multi-slice Processor Implementing Dynamic Switching Of Instruction Issuance Order App 20170255463 - BROWNSCHEIDLE; JEFFREY C. ; et al.	2017-09-07
Operation Of A Multi-slice Processor Implementing A Mechanism To Overcome A System Hang App 20170235577 - BROWNSCHEIDLE; JEFFREY C. ; et al.	2017-08-17
Energy Efficient Source Operand Issue App 20170168830 - Brownscheidle; Jeffrey C. ; et al.	2017-06-15
Age Based Fast Instruction Issue App 20170031686 - Brownscheidle; Jeffrey C. ; et al.	2017-02-02
Techniques To Wake-up Dependent Instructions For Back-to-back Issue In A Microprocessor App 20160378503 - BROWNSCHEIDLE; Jeffrey C. ; et al.	2016-12-29
Techniques To Wake-up Dependent Instructions For Back-to-back Issue In A Microprocessor App 20160378504 - BROWNSCHEIDLE; Jeffrey C. ; et al.	2016-12-29
Techniques For Improving Issue Of Instructions With Variable Latencies In A Microprocessor App 20160371090 - Brownscheidle; Jeffrey C. ; et al.	2016-12-22
Techniques For Improving Issue Of Instructions With Variable Latencies In A Microprocessor App 20160371091 - BROWNSCHEIDLE; Jeffrey C. ; et al.	2016-12-22
Age based fast instruction issue Grant 9,389,870 - Brownscheidle , et al. July 12, 2	2016-07-12
Age based fast instruction issue Grant 9,367,322 - Brownscheidle , et al. June 14, 2	2016-06-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.