loadpatents
Patent applications and USPTO patent grants for Briaire; Joseph.The latest application filed is for "error reduction in a digital-to-analog (dac) converter".
Patent | Date |
---|---|
Hybrid return-to-zero voltage-mode DAC driver Grant 10,771,077 - Briaire Sep | 2020-09-08 |
Voltage-mode DAC driver with parallel output resistance tuning Grant 10,715,171 - Briaire | 2020-07-14 |
Voltage-mode DAC driver with programmable mode output units Grant 10,700,699 - Briaire | 2020-06-30 |
Error reduction in a digital-to-analog (DAC) converter Grant 7,394,414 - Briaire July 1, 2 | 2008-07-01 |
Current steering d/a converter with reduced dynamic non-linearities Grant 7,345,609 - Briaire March 18, 2 | 2008-03-18 |
Error Reduction in a Digital-to-Analog (Dac) Converter App 20070222653 - Briaire; Joseph | 2007-09-27 |
Current steering d/a converter with reduced dynamic non-linearities App 20070096969 - Briaire; Joseph | 2007-05-03 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.