loadpatents
name:-0.007066011428833
name:-0.034888982772827
name:-0.001370906829834
Bowers; Derek F. Patent Filings

Bowers; Derek F.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bowers; Derek F..The latest application filed is for "apparatus and method for time-delayed thermal overload protection".

Company Profile
0.27.5
  • Bowers; Derek F. - Los Altos Hills CA
  • Bowers; Derek F - Los Altos Hills CA
  • Bowers; Derek F. - Sunnyvale CA
  • Bowers; Derek F. - San Jose CA
  • Bowers; Derek F. - Santa Clara CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus And Method For Time-delayed Thermal Overload Protection
App 20150116882 - Bowers; Derek F.
2015-04-30
Junction field effect transistor for voltage protection
Grant 8,462,477 - Modica , et al. June 11, 2
2013-06-11
Junction Field Effect Transistor For Voltage Protection
App 20120063049 - Modica; Eric ;   et al.
2012-03-15
Apparatus and method for reducing current noise
Grant 8,130,037 - Bowers March 6, 2
2012-03-06
Apparatus And Method For Reducing Current Noise
App 20110234322 - Bowers; Derek F.
2011-09-29
Dual op amp IC with single low noise op amp configuration
Grant 7,339,428 - Bowers March 4, 2
2008-03-04
Dual op amp IC with single low noise op amp configuration
App 20070252652 - Bowers; Derek F.
2007-11-01
Multiplying current mirror with base current compensation
Grant 7,081,797 - Bowers July 25, 2
2006-07-25
Dynamic spectral matrix surround system
Grant 7,035,413 - Waller, Jr. , et al. April 25, 2
2006-04-25
Method of increasing output current capability of negative feedback amplifiers with output current limiting and freedom from thermal runaway
Grant 6,831,514 - Waller, Jr. , et al. December 14, 2
2004-12-14
Method Of Increasing Output Current Capability Of Negative Feedback Amplifiers With Output Current Limiting And Freedom From Thermal Runaway
App 20040080371 - Waller, James K. JR. ;   et al.
2004-04-29
Voltage amplifier with output stages having high capacitive load tolerance
Grant 6,717,470 - Bowers April 6, 2
2004-04-06
Converter circuit with reduced area switch compensation resistance
Grant 6,633,246 - Bowers October 14, 2
2003-10-14
ESD protection circuit for integrated circuits having a bipolar differential input
Grant 5,862,031 - Wicker , et al. January 19, 1
1999-01-19
Junction field effect voltage reference
Grant 5,838,192 - Bowers , et al. November 17, 1
1998-11-17
Merged transconductance amplifier
Grant 5,774,021 - Szepesi , et al. June 30, 1
1998-06-30
Fully differential voltage controlled operational transconductance amplifier
Grant 5,736,899 - Bowers , et al. April 7, 1
1998-04-07
Three state logic input
Grant 5,714,892 - Bowers , et al. February 3, 1
1998-02-03
Guard ring for mitigation of parasitic transistors in junction isolated integrated circuits
Grant 5,670,821 - Bowers September 23, 1
1997-09-23
Comparator with a predetermined output state in dropout
Grant 5,648,735 - Bowers , et al. July 15, 1
1997-07-15
Digital-to-analog converter with reference glitch reduction
Grant 5,387,912 - Bowers February 7, 1
1995-02-07
Multi dimensional sound circuit
Grant 5,319,713 - Waller, Jr. , et al. June 7, 1
1994-06-07
Complimentary bipolar/CMOS fabrication method
Grant 5,262,345 - Nasser , et al. November 16, 1
1993-11-16
Instrumentation amplifier with single supply capacity and simplified gain equation
Grant 5,075,633 - Bowers December 24, 1
1991-12-24
Dual mode voltage reference circuit and method
Grant 4,933,572 - Smith , et al. June 12, 1
1990-06-12
Input compensation circuit for superbeta transistor amplifier
Grant 4,757,274 - Bowers July 12, 1
1988-07-12
CMOS temperature insensitive voltage reference
Grant 4,677,369 - Bowers , et al. June 30, 1
1987-06-30
FET output drive circuit with parasitic transistor inhibition
Grant 4,675,561 - Bowers June 23, 1
1987-06-23
Temperature compensated voltage reference
Grant 4,633,165 - Pietkiewicz , et al. December 30, 1
1986-12-30
Analog multiplier with improved linearity
Grant 4,572,975 - Bowers February 25, 1
1986-02-25
Input current compensation circuit for superbeta transistor amplifier
Grant 4,471,321 - Bowers September 11, 1
1984-09-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed