loadpatents
name:-0.015344858169556
name:-0.001655101776123
name:-0.0011529922485352
Booth; Roger Allen JR. Patent Filings

Booth; Roger Allen JR.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Booth; Roger Allen JR..The latest application filed is for "semiconductor structures integrating damascene-body finfet's and planar devices on a common substrate and methods for forming such semiconductor structures".

Company Profile
0.0.11
  • Booth; Roger Allen JR. - Rochester MN
  • Booth; Roger Allen JR. - Wappingers Falls NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor Structures Integrating Damascene-body Finfet's And Planar Devices On A Common Substrate And Methods For Forming Such Semiconductor Structures
App 20080050866 - Booth; Roger Allen JR. ;   et al.
2008-02-28
Semiconductor Structures Integrating Damascene-body Finfet's And Planar Devices On A Common Substrate And Methods For Forming Such Semiconductor Structures
App 20080048265 - Booth; Roger Allen JR. ;   et al.
2008-02-28
finFET Device
App 20080042219 - Booth; Roger Allen JR. ;   et al.
2008-02-21
E-Fuse and Method for Fabricating E-Fuses Integrating Polysilicon Resistor Masks
App 20080029843 - Booth; Roger Allen JR. ;   et al.
2008-02-07
E-fuse And Method For Fabricating E-fuses Integrating Polysilicon Resistor Masks
App 20070262413 - Booth; Roger Allen JR. ;   et al.
2007-11-15
Method And Apparatus For Implementing Automatic-calibration Of Tdr Probing System
App 20070265793 - Booth; Roger Allen JR. ;   et al.
2007-11-15
Method and apparatus for implementing automatic-calibration of TDR probing system
App 20070143050 - Booth; Roger Allen JR. ;   et al.
2007-06-21
Method and mesh reference structures for implementing Z-axis cross-talk reduction through copper sputtering onto mesh reference planes
App 20070087556 - Booth; Roger Allen JR. ;   et al.
2007-04-19
Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures
App 20070045748 - Booth; Roger Allen JR. ;   et al.
2007-03-01
Patterned Silicon-on-Insulator layers and methods for forming the same
App 20060286779 - Booth; Roger Allen JR. ;   et al.
2006-12-21
Modular heat sink decoupling capacitor array forming heat sink fins and power distribution interposer module
App 20060125086 - Booth; Roger Allen JR. ;   et al.
2006-06-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed